atngw100mkii.h 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150
  1. /*
  2. * Copyright (C) 2006 Atmel Corporation
  3. *
  4. * Copyright (C) 2012 Andreas Bießmann <andreas@biessmann.org>
  5. *
  6. * Configuration settings for the AVR32 Network Gateway
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. #ifndef __CONFIG_H
  11. #define __CONFIG_H
  12. #include <asm/arch/hardware.h>
  13. #define CONFIG_AT32AP
  14. #define CONFIG_AT32AP7000
  15. #define CONFIG_ATNGW100MKII
  16. #define CONFIG_BOARD_EARLY_INIT_R
  17. /*
  18. * Set up the PLL to run at 140 MHz, the CPU to run at the PLL
  19. * frequency, the HSB and PBB busses to run at 1/2 the PLL frequency
  20. * and the PBA bus to run at 1/4 the PLL frequency.
  21. */
  22. #define CONFIG_PLL
  23. #define CONFIG_SYS_POWER_MANAGER
  24. #define CONFIG_SYS_OSC0_HZ 20000000
  25. #define CONFIG_SYS_PLL0_DIV 1
  26. #define CONFIG_SYS_PLL0_MUL 7
  27. #define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16
  28. /*
  29. * Set the CPU running at:
  30. * PLL / (2^CONFIG_SYS_CLKDIV_CPU) = CPU MHz
  31. */
  32. #define CONFIG_SYS_CLKDIV_CPU 0
  33. /*
  34. * Set the HSB running at:
  35. * PLL / (2^CONFIG_SYS_CLKDIV_HSB) = HSB MHz
  36. */
  37. #define CONFIG_SYS_CLKDIV_HSB 1
  38. /*
  39. * Set the PBA running at:
  40. * PLL / (2^CONFIG_SYS_CLKDIV_PBA) = PBA MHz
  41. */
  42. #define CONFIG_SYS_CLKDIV_PBA 2
  43. /*
  44. * Set the PBB running at:
  45. * PLL / (2^CONFIG_SYS_CLKDIV_PBB) = PBB MHz
  46. */
  47. #define CONFIG_SYS_CLKDIV_PBB 1
  48. /* Reserve VM regions for NOR flash, NAND flash and SDRAM */
  49. #define CONFIG_SYS_NR_VM_REGIONS 3
  50. /*
  51. * The PLLOPT register controls the PLL like this:
  52. * icp = PLLOPT<2>
  53. * ivco = PLLOPT<1:0>
  54. *
  55. * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz).
  56. */
  57. #define CONFIG_SYS_PLL0_OPT 0x04
  58. #define CONFIG_USART_BASE ATMEL_BASE_USART1
  59. #define CONFIG_USART_ID 1
  60. /* User serviceable stuff */
  61. #define CONFIG_CMDLINE_TAG
  62. #define CONFIG_SETUP_MEMORY_TAGS
  63. #define CONFIG_INITRD_TAG
  64. #define CONFIG_BOOTARGS \
  65. "root=mtd:main rootfstype=jffs2"
  66. #define CONFIG_BOOTCOMMAND \
  67. "fsload 0x10400000 /uImage; bootm"
  68. /*
  69. * After booting the board for the first time, new ethernet addresses
  70. * should be generated and assigned to the environment variables
  71. * "ethaddr" and "eth1addr". This is normally done during production.
  72. */
  73. #define CONFIG_OVERWRITE_ETHADDR_ONCE
  74. /*
  75. * BOOTP/DHCP options
  76. */
  77. #define CONFIG_BOOTP_SUBNETMASK
  78. #define CONFIG_BOOTP_GATEWAY
  79. /*
  80. * Command line configuration.
  81. */
  82. #define CONFIG_ATMEL_USART
  83. #define CONFIG_MACB
  84. #define CONFIG_PORTMUX_PIO
  85. #define CONFIG_SYS_NR_PIOS 5
  86. #define CONFIG_SYS_HSDRAMC
  87. #define CONFIG_GENERIC_ATMEL_MCI
  88. #define CONFIG_ATMEL_SPI
  89. #define CONFIG_SYS_DCACHE_LINESZ 32
  90. #define CONFIG_SYS_ICACHE_LINESZ 32
  91. #define CONFIG_NR_DRAM_BANKS 1
  92. #define CONFIG_SYS_FLASH_CFI
  93. #define CONFIG_FLASH_CFI_DRIVER
  94. #define CONFIG_SYS_FLASH_PROTECTION
  95. #define CONFIG_SYS_FLASH_BASE 0x00000000
  96. #define CONFIG_SYS_FLASH_SIZE 0x800000
  97. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  98. #define CONFIG_SYS_MAX_FLASH_SECT 135
  99. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
  100. #define CONFIG_SYS_TEXT_BASE 0x00000000
  101. #define CONFIG_SYS_INTRAM_BASE INTERNAL_SRAM_BASE
  102. #define CONFIG_SYS_INTRAM_SIZE INTERNAL_SRAM_SIZE
  103. #define CONFIG_SYS_SDRAM_BASE EBI_SDRAM_BASE
  104. #define CONFIG_ENV_IS_IN_FLASH
  105. #define CONFIG_ENV_SIZE 65536
  106. #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE)
  107. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE)
  108. #define CONFIG_SYS_MALLOC_LEN (256*1024)
  109. /* Allow 4MB for the kernel run-time image */
  110. #define CONFIG_SYS_LOAD_ADDR (EBI_SDRAM_BASE + 0x00400000)
  111. #define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024)
  112. /* Other configuration settings that shouldn't have to change all that often */
  113. #define CONFIG_SYS_CBSIZE 256
  114. #define CONFIG_SYS_MAXARGS 16
  115. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  116. #define CONFIG_SYS_LONGHELP
  117. #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
  118. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x1f00000)
  119. #define CONFIG_MTD_DEVICE
  120. #define CONFIG_MTD_PARTITIONS
  121. #endif /* __CONFIG_H */