cache.c 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. /*
  2. * Copyright (C) 2004-2006 Atmel Corporation
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <common.h>
  7. #include <asm/arch/cacheflush.h>
  8. void dcache_clean_range(volatile void *start, size_t size)
  9. {
  10. unsigned long v, begin, end, linesz;
  11. linesz = CONFIG_SYS_DCACHE_LINESZ;
  12. /* You asked for it, you got it */
  13. begin = (unsigned long)start & ~(linesz - 1);
  14. end = ((unsigned long)start + size + linesz - 1) & ~(linesz - 1);
  15. for (v = begin; v < end; v += linesz)
  16. dcache_clean_line((void *)v);
  17. sync_write_buffer();
  18. }
  19. void invalidate_dcache_range(unsigned long start, unsigned long stop)
  20. {
  21. unsigned long v, linesz;
  22. linesz = CONFIG_SYS_DCACHE_LINESZ;
  23. /* You asked for it, you got it */
  24. start = start & ~(linesz - 1);
  25. stop = (stop + linesz - 1) & ~(linesz - 1);
  26. for (v = start; v < stop; v += linesz)
  27. dcache_invalidate_line((void *)v);
  28. }
  29. void flush_dcache_range(unsigned long start, unsigned long stop)
  30. {
  31. unsigned long v, linesz;
  32. linesz = CONFIG_SYS_DCACHE_LINESZ;
  33. /* You asked for it, you got it */
  34. start = start & ~(linesz - 1);
  35. stop = (stop + linesz - 1) & ~(linesz - 1);
  36. for (v = start; v < stop; v += linesz)
  37. dcache_flush_line((void *)v);
  38. sync_write_buffer();
  39. }
  40. void icache_invalidate_range(volatile void *start, size_t size)
  41. {
  42. unsigned long v, begin, end, linesz;
  43. linesz = CONFIG_SYS_ICACHE_LINESZ;
  44. /* You asked for it, you got it */
  45. begin = (unsigned long)start & ~(linesz - 1);
  46. end = ((unsigned long)start + size + linesz - 1) & ~(linesz - 1);
  47. for (v = begin; v < end; v += linesz)
  48. icache_invalidate_line((void *)v);
  49. }
  50. /*
  51. * This is called after loading something into memory. We need to
  52. * make sure that everything that was loaded is actually written to
  53. * RAM, and that the icache will look for it. Cleaning the dcache and
  54. * invalidating the icache will do the trick.
  55. */
  56. void flush_cache (unsigned long start_addr, unsigned long size)
  57. {
  58. dcache_clean_range((void *)start_addr, size);
  59. icache_invalidate_range((void *)start_addr, size);
  60. }