mx6sxsabreauto.h 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2014 Freescale Semiconductor, Inc.
  4. *
  5. * Configuration settings for the Freescale i.MX6SX Sabreauto board.
  6. */
  7. #ifndef __CONFIG_H
  8. #define __CONFIG_H
  9. #include "mx6_common.h"
  10. /* Size of malloc() pool */
  11. #define CONFIG_SYS_MALLOC_LEN (3 * SZ_1M)
  12. #define CONFIG_MXC_UART_BASE UART1_BASE
  13. #define CONFIG_EXTRA_ENV_SETTINGS \
  14. "script=boot.scr\0" \
  15. "image=zImage\0" \
  16. "console=ttymxc0\0" \
  17. "fdt_high=0xffffffff\0" \
  18. "initrd_high=0xffffffff\0" \
  19. "fdt_file=imx6sx-sabreauto.dtb\0" \
  20. "fdt_addr=0x88000000\0" \
  21. "boot_fdt=try\0" \
  22. "ip_dyn=yes\0" \
  23. "mmcdev=0\0" \
  24. "mmcpart=1\0" \
  25. "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \
  26. "mmcargs=setenv bootargs console=${console},${baudrate} " \
  27. "root=${mmcroot}\0" \
  28. "loadbootscript=" \
  29. "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
  30. "bootscript=echo Running bootscript from mmc ...; " \
  31. "source\0" \
  32. "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
  33. "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
  34. "mmcboot=echo Booting from mmc ...; " \
  35. "run mmcargs; " \
  36. "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  37. "if run loadfdt; then " \
  38. "bootz ${loadaddr} - ${fdt_addr}; " \
  39. "else " \
  40. "if test ${boot_fdt} = try; then " \
  41. "bootz; " \
  42. "else " \
  43. "echo WARN: Cannot load the DT; " \
  44. "fi; " \
  45. "fi; " \
  46. "else " \
  47. "bootz; " \
  48. "fi;\0" \
  49. "netargs=setenv bootargs console=${console},${baudrate} " \
  50. "root=/dev/nfs " \
  51. "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
  52. "netboot=echo Booting from net ...; " \
  53. "run netargs; " \
  54. "if test ${ip_dyn} = yes; then " \
  55. "setenv get_cmd dhcp; " \
  56. "else " \
  57. "setenv get_cmd tftp; " \
  58. "fi; " \
  59. "${get_cmd} ${image}; " \
  60. "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  61. "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
  62. "bootz ${loadaddr} - ${fdt_addr}; " \
  63. "else " \
  64. "if test ${boot_fdt} = try; then " \
  65. "bootz; " \
  66. "else " \
  67. "echo WARN: Cannot load the DT; " \
  68. "fi; " \
  69. "fi; " \
  70. "else " \
  71. "bootz; " \
  72. "fi;\0"
  73. #define CONFIG_BOOTCOMMAND \
  74. "mmc dev ${mmcdev};" \
  75. "mmc dev ${mmcdev}; if mmc rescan; then " \
  76. "if run loadbootscript; then " \
  77. "run bootscript; " \
  78. "else " \
  79. "if run loadimage; then " \
  80. "run mmcboot; " \
  81. "else run netboot; " \
  82. "fi; " \
  83. "fi; " \
  84. "else run netboot; fi"
  85. /* Miscellaneous configurable options */
  86. /* Physical Memory Map */
  87. #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
  88. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  89. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  90. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  91. #define CONFIG_SYS_INIT_SP_OFFSET \
  92. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  93. #define CONFIG_SYS_INIT_SP_ADDR \
  94. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  95. /* MMC Configuration */
  96. #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC3_BASE_ADDR
  97. /* I2C Configs */
  98. #define CONFIG_SYS_I2C_MXC
  99. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  100. #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
  101. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  102. #define CONFIG_SYS_I2C_SPEED 100000
  103. /* NAND stuff */
  104. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  105. #define CONFIG_SYS_NAND_BASE 0x40000000
  106. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  107. #define CONFIG_SYS_NAND_ONFI_DETECTION
  108. /* DMA stuff, needed for GPMI/MXS NAND support */
  109. /* Network */
  110. #define CONFIG_FEC_MXC
  111. #define IMX_FEC_BASE ENET2_BASE_ADDR
  112. #define CONFIG_FEC_MXC_PHYADDR 0x0
  113. #define CONFIG_FEC_XCV_TYPE RGMII
  114. #define CONFIG_ETHPRIME "FEC"
  115. #ifdef CONFIG_CMD_USB
  116. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  117. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  118. #define CONFIG_MXC_USB_FLAGS 0
  119. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  120. #endif
  121. #define CONFIG_IMX_THERMAL
  122. #define CONFIG_SYS_FSL_USDHC_NUM 2
  123. #endif /* __CONFIG_H */