actux4.c 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132
  1. /*
  2. * (C) Copyright 2007
  3. * Michael Schwingen, michael@schwingen.org
  4. *
  5. * (C) Copyright 2006
  6. * Stefan Roese, DENX Software Engineering, sr@denx.de.
  7. *
  8. * (C) Copyright 2002
  9. * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
  10. *
  11. * (C) Copyright 2002
  12. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  13. * Marius Groeger <mgroeger@sysgo.de>
  14. *
  15. * See file CREDITS for list of people who contributed to this
  16. * project.
  17. *
  18. * This program is free software; you can redistribute it and/or
  19. * modify it under the terms of the GNU General Public License as
  20. * published by the Free Software Foundation; either version 2 of
  21. * the License, or (at your option) any later version.
  22. *
  23. * This program is distributed in the hope that it will be useful,
  24. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  25. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  26. * GNU General Public License for more details.
  27. *
  28. * You should have received a copy of the GNU General Public License
  29. * along with this program; if not, write to the Free Software
  30. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  31. * MA 02111-1307 USA
  32. */
  33. #include <common.h>
  34. #include <command.h>
  35. #include <malloc.h>
  36. #include <asm/arch/ixp425.h>
  37. #include <miiphy.h>
  38. #include "actux4_hw.h"
  39. DECLARE_GLOBAL_DATA_PTR;
  40. int board_init (void)
  41. {
  42. gd->bd->bi_arch_number = MACH_TYPE_ACTUX4;
  43. /* adress of boot parameters */
  44. gd->bd->bi_boot_params = 0x00000100;
  45. GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_nPWRON);
  46. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_nPWRON);
  47. GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_IORST);
  48. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_IORST);
  49. /* led not populated on board*/
  50. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_LED3);
  51. GPIO_OUTPUT_SET (CONFIG_SYS_GPIO_LED3);
  52. /* middle LED */
  53. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_LED2);
  54. GPIO_OUTPUT_SET (CONFIG_SYS_GPIO_LED2);
  55. /* right LED */
  56. /* weak pulldown = LED weak on */
  57. GPIO_OUTPUT_DISABLE (CONFIG_SYS_GPIO_LED1);
  58. GPIO_OUTPUT_SET (CONFIG_SYS_GPIO_LED1);
  59. /* Setup GPIO's for Interrupt inputs */
  60. GPIO_OUTPUT_DISABLE (CONFIG_SYS_GPIO_USBINTA);
  61. GPIO_OUTPUT_DISABLE (CONFIG_SYS_GPIO_USBINTB);
  62. GPIO_OUTPUT_DISABLE (CONFIG_SYS_GPIO_USBINTC);
  63. GPIO_OUTPUT_DISABLE (CONFIG_SYS_GPIO_RTCINT);
  64. GPIO_OUTPUT_DISABLE (CONFIG_SYS_GPIO_PCI_INTA);
  65. GPIO_OUTPUT_DISABLE (CONFIG_SYS_GPIO_PCI_INTB);
  66. GPIO_INT_ACT_LOW_SET (CONFIG_SYS_GPIO_USBINTA);
  67. GPIO_INT_ACT_LOW_SET (CONFIG_SYS_GPIO_USBINTB);
  68. GPIO_INT_ACT_LOW_SET (CONFIG_SYS_GPIO_USBINTC);
  69. GPIO_INT_ACT_LOW_SET (CONFIG_SYS_GPIO_RTCINT);
  70. GPIO_INT_ACT_LOW_SET (CONFIG_SYS_GPIO_PCI_INTA);
  71. GPIO_INT_ACT_LOW_SET (CONFIG_SYS_GPIO_PCI_INTB);
  72. /* Setup GPIO's for 33MHz clock output */
  73. *IXP425_GPIO_GPCLKR = 0x011001FF;
  74. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_EXTBUS_CLK);
  75. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_PCI_CLK);
  76. *IXP425_EXP_CS1 = 0xbd113c42;
  77. udelay (10000);
  78. GPIO_OUTPUT_SET (CONFIG_SYS_GPIO_IORST);
  79. udelay (10000);
  80. GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_IORST);
  81. udelay (10000);
  82. GPIO_OUTPUT_SET (CONFIG_SYS_GPIO_IORST);
  83. return 0;
  84. }
  85. /* Check Board Identity */
  86. int checkboard (void)
  87. {
  88. puts ("Board: AcTux-4\n");
  89. return (0);
  90. }
  91. int dram_init (void)
  92. {
  93. gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
  94. gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
  95. return (0);
  96. }
  97. /*
  98. * Hardcoded flash setup:
  99. * Flash 0 is a non-CFI SST 39VF020 flash, 8 bit flash / 8 bit bus.
  100. * Flash 1 is an Intel *16 flash using the CFI driver.
  101. */
  102. ulong board_flash_get_legacy (ulong base, int banknum, flash_info_t * info)
  103. {
  104. if (banknum == 0) { /* non-CFI boot flash */
  105. info->portwidth = 1;
  106. info->chipwidth = 1;
  107. info->interface = FLASH_CFI_X8;
  108. return 1;
  109. } else
  110. return 0;
  111. }