1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374 |
- // SPDX-License-Identifier: GPL-2.0
- /*
- * Configuration for MediaTek MT8518 SoC
- *
- * Copyright (C) 2019 MediaTek Inc.
- * Author: Mingming Lee <mingming.lee@mediatek.com>
- */
- #include <clk.h>
- #include <common.h>
- #include <cpu_func.h>
- #include <dm.h>
- #include <fdtdec.h>
- #include <init.h>
- #include <ram.h>
- #include <asm/arch/misc.h>
- #include <asm/armv8/mmu.h>
- #include <asm/cache.h>
- #include <asm/sections.h>
- #include <dm/uclass.h>
- #include <dt-bindings/clock/mt8518-clk.h>
- DECLARE_GLOBAL_DATA_PTR;
- int dram_init(void)
- {
- int ret;
- ret = fdtdec_setup_memory_banksize();
- if (ret)
- return ret;
- return fdtdec_setup_mem_size_base();
- }
- int dram_init_banksize(void)
- {
- gd->bd->bi_dram[0].start = gd->ram_base;
- gd->bd->bi_dram[0].size = gd->ram_size;
- return 0;
- }
- void reset_cpu(ulong addr)
- {
- psci_system_reset();
- }
- int print_cpuinfo(void)
- {
- printf("CPU: MediaTek MT8518\n");
- return 0;
- }
- static struct mm_region mt8518_mem_map[] = {
- {
- /* DDR */
- .virt = 0x40000000UL,
- .phys = 0x40000000UL,
- .size = 0x20000000UL,
- .attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,
- }, {
- .virt = 0x00000000UL,
- .phys = 0x00000000UL,
- .size = 0x20000000UL,
- .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE |
- PTE_BLOCK_PXN | PTE_BLOCK_UXN
- }, {
- 0,
- }
- };
- struct mm_region *mem_map = mt8518_mem_map;
|