ddrmc-vf610.c 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237
  1. /*
  2. * Copyright 2015 Toradex, Inc.
  3. *
  4. * Based on vf610twr:
  5. * Copyright 2013 Freescale Semiconductor, Inc.
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. #include <asm/io.h>
  10. #include <asm/arch/imx-regs.h>
  11. #include <asm/arch/iomux-vf610.h>
  12. #include <asm/arch/ddrmc-vf610.h>
  13. void ddrmc_setup_iomux(const iomux_v3_cfg_t *pads, int pads_count)
  14. {
  15. static const iomux_v3_cfg_t default_pads[] = {
  16. VF610_PAD_DDR_A15__DDR_A_15,
  17. VF610_PAD_DDR_A14__DDR_A_14,
  18. VF610_PAD_DDR_A13__DDR_A_13,
  19. VF610_PAD_DDR_A12__DDR_A_12,
  20. VF610_PAD_DDR_A11__DDR_A_11,
  21. VF610_PAD_DDR_A10__DDR_A_10,
  22. VF610_PAD_DDR_A9__DDR_A_9,
  23. VF610_PAD_DDR_A8__DDR_A_8,
  24. VF610_PAD_DDR_A7__DDR_A_7,
  25. VF610_PAD_DDR_A6__DDR_A_6,
  26. VF610_PAD_DDR_A5__DDR_A_5,
  27. VF610_PAD_DDR_A4__DDR_A_4,
  28. VF610_PAD_DDR_A3__DDR_A_3,
  29. VF610_PAD_DDR_A2__DDR_A_2,
  30. VF610_PAD_DDR_A1__DDR_A_1,
  31. VF610_PAD_DDR_A0__DDR_A_0,
  32. VF610_PAD_DDR_BA2__DDR_BA_2,
  33. VF610_PAD_DDR_BA1__DDR_BA_1,
  34. VF610_PAD_DDR_BA0__DDR_BA_0,
  35. VF610_PAD_DDR_CAS__DDR_CAS_B,
  36. VF610_PAD_DDR_CKE__DDR_CKE_0,
  37. VF610_PAD_DDR_CLK__DDR_CLK_0,
  38. VF610_PAD_DDR_CS__DDR_CS_B_0,
  39. VF610_PAD_DDR_D15__DDR_D_15,
  40. VF610_PAD_DDR_D14__DDR_D_14,
  41. VF610_PAD_DDR_D13__DDR_D_13,
  42. VF610_PAD_DDR_D12__DDR_D_12,
  43. VF610_PAD_DDR_D11__DDR_D_11,
  44. VF610_PAD_DDR_D10__DDR_D_10,
  45. VF610_PAD_DDR_D9__DDR_D_9,
  46. VF610_PAD_DDR_D8__DDR_D_8,
  47. VF610_PAD_DDR_D7__DDR_D_7,
  48. VF610_PAD_DDR_D6__DDR_D_6,
  49. VF610_PAD_DDR_D5__DDR_D_5,
  50. VF610_PAD_DDR_D4__DDR_D_4,
  51. VF610_PAD_DDR_D3__DDR_D_3,
  52. VF610_PAD_DDR_D2__DDR_D_2,
  53. VF610_PAD_DDR_D1__DDR_D_1,
  54. VF610_PAD_DDR_D0__DDR_D_0,
  55. VF610_PAD_DDR_DQM1__DDR_DQM_1,
  56. VF610_PAD_DDR_DQM0__DDR_DQM_0,
  57. VF610_PAD_DDR_DQS1__DDR_DQS_1,
  58. VF610_PAD_DDR_DQS0__DDR_DQS_0,
  59. VF610_PAD_DDR_RAS__DDR_RAS_B,
  60. VF610_PAD_DDR_WE__DDR_WE_B,
  61. VF610_PAD_DDR_ODT1__DDR_ODT_0,
  62. VF610_PAD_DDR_ODT0__DDR_ODT_1,
  63. VF610_PAD_DDR_RESETB,
  64. };
  65. if ((pads == NULL) || (pads_count == 0)) {
  66. pads = default_pads;
  67. pads_count = ARRAY_SIZE(default_pads);
  68. }
  69. imx_iomux_v3_setup_multiple_pads(pads, pads_count);
  70. }
  71. static struct ddrmc_phy_setting default_phy_settings[] = {
  72. { DDRMC_PHY_DQ_TIMING, 0 },
  73. { DDRMC_PHY_DQ_TIMING, 16 },
  74. { DDRMC_PHY_DQ_TIMING, 32 },
  75. { DDRMC_PHY_DQS_TIMING, 1 },
  76. { DDRMC_PHY_DQS_TIMING, 17 },
  77. { DDRMC_PHY_CTRL, 2 },
  78. { DDRMC_PHY_CTRL, 18 },
  79. { DDRMC_PHY_CTRL, 34 },
  80. { DDRMC_PHY_MASTER_CTRL, 3 },
  81. { DDRMC_PHY_MASTER_CTRL, 19 },
  82. { DDRMC_PHY_MASTER_CTRL, 35 },
  83. { DDRMC_PHY_SLAVE_CTRL, 4 },
  84. { DDRMC_PHY_SLAVE_CTRL, 20 },
  85. { DDRMC_PHY_SLAVE_CTRL, 36 },
  86. /* LPDDR2 only parameter */
  87. { DDRMC_PHY_OFF, 49 },
  88. { DDRMC_PHY50_DDR3_MODE | DDRMC_PHY50_EN_SW_HALF_CYCLE, 50 },
  89. /* Processor Pad ODT settings */
  90. { DDRMC_PHY_PROC_PAD_ODT, 52 },
  91. /* end marker */
  92. { 0, -1 }
  93. };
  94. void ddrmc_ctrl_init_ddr3(struct ddr3_jedec_timings const *timings,
  95. struct ddrmc_cr_setting *board_cr_settings,
  96. struct ddrmc_phy_setting *board_phy_settings,
  97. int col_diff, int row_diff)
  98. {
  99. struct ddrmr_regs *ddrmr = (struct ddrmr_regs *)DDR_BASE_ADDR;
  100. struct ddrmc_cr_setting *cr_setting;
  101. struct ddrmc_phy_setting *phy_setting;
  102. writel(DDRMC_CR00_DRAM_CLASS_DDR3, &ddrmr->cr[0]);
  103. writel(DDRMC_CR02_DRAM_TINIT(timings->tinit), &ddrmr->cr[2]);
  104. writel(DDRMC_CR10_TRST_PWRON(timings->trst_pwron), &ddrmr->cr[10]);
  105. writel(DDRMC_CR11_CKE_INACTIVE(timings->cke_inactive), &ddrmr->cr[11]);
  106. writel(DDRMC_CR12_WRLAT(timings->wrlat) |
  107. DDRMC_CR12_CASLAT_LIN(timings->caslat_lin), &ddrmr->cr[12]);
  108. writel(DDRMC_CR13_TRC(timings->trc) | DDRMC_CR13_TRRD(timings->trrd) |
  109. DDRMC_CR13_TCCD(timings->tccd) |
  110. DDRMC_CR13_TBST_INT_INTERVAL(timings->tbst_int_interval),
  111. &ddrmr->cr[13]);
  112. writel(DDRMC_CR14_TFAW(timings->tfaw) | DDRMC_CR14_TRP(timings->trp) |
  113. DDRMC_CR14_TWTR(timings->twtr) |
  114. DDRMC_CR14_TRAS_MIN(timings->tras_min), &ddrmr->cr[14]);
  115. writel(DDRMC_CR16_TMRD(timings->tmrd) |
  116. DDRMC_CR16_TRTP(timings->trtp), &ddrmr->cr[16]);
  117. writel(DDRMC_CR17_TRAS_MAX(timings->tras_max) |
  118. DDRMC_CR17_TMOD(timings->tmod), &ddrmr->cr[17]);
  119. writel(DDRMC_CR18_TCKESR(timings->tckesr) |
  120. DDRMC_CR18_TCKE(timings->tcke), &ddrmr->cr[18]);
  121. writel(DDRMC_CR20_AP_EN, &ddrmr->cr[20]);
  122. writel(DDRMC_CR21_TRCD_INT(timings->trcd_int) | DDRMC_CR21_CCMAP_EN |
  123. DDRMC_CR21_TRAS_LOCKOUT(timings->tras_lockout),
  124. &ddrmr->cr[21]);
  125. writel(DDRMC_CR22_TDAL(timings->tdal), &ddrmr->cr[22]);
  126. writel(DDRMC_CR23_BSTLEN(timings->bstlen) |
  127. DDRMC_CR23_TDLL(timings->tdll), &ddrmr->cr[23]);
  128. writel(DDRMC_CR24_TRP_AB(timings->trp_ab), &ddrmr->cr[24]);
  129. writel(DDRMC_CR25_TREF_EN, &ddrmr->cr[25]);
  130. writel(DDRMC_CR26_TREF(timings->tref) |
  131. DDRMC_CR26_TRFC(timings->trfc), &ddrmr->cr[26]);
  132. writel(DDRMC_CR28_TREF_INT(timings->tref_int), &ddrmr->cr[28]);
  133. writel(DDRMC_CR29_TPDEX(timings->tpdex), &ddrmr->cr[29]);
  134. writel(DDRMC_CR30_TXPDLL(timings->txpdll), &ddrmr->cr[30]);
  135. writel(DDRMC_CR31_TXSNR(timings->txsnr) |
  136. DDRMC_CR31_TXSR(timings->txsr), &ddrmr->cr[31]);
  137. writel(DDRMC_CR33_EN_QK_SREF, &ddrmr->cr[33]);
  138. writel(DDRMC_CR34_CKSRX(timings->cksrx) |
  139. DDRMC_CR34_CKSRE(timings->cksre), &ddrmr->cr[34]);
  140. writel(DDRMC_CR38_FREQ_CHG_EN(timings->freq_chg_en), &ddrmr->cr[38]);
  141. writel(DDRMC_CR39_PHY_INI_COM(1024) | DDRMC_CR39_PHY_INI_STA(16) |
  142. DDRMC_CR39_FRQ_CH_DLLOFF(2), &ddrmr->cr[39]);
  143. writel(DDRMC_CR41_PHY_INI_STRT_INI_DIS, &ddrmr->cr[41]);
  144. writel(DDRMC_CR48_MR1_DA_0(70) |
  145. DDRMC_CR48_MR0_DA_0(1056), &ddrmr->cr[48]);
  146. writel(DDRMC_CR66_ZQCL(timings->zqcl) |
  147. DDRMC_CR66_ZQINIT(timings->zqinit), &ddrmr->cr[66]);
  148. writel(DDRMC_CR67_ZQCS(timings->zqcs), &ddrmr->cr[67]);
  149. writel(DDRMC_CR69_ZQ_ON_SREF_EX(2), &ddrmr->cr[69]);
  150. writel(DDRMC_CR70_REF_PER_ZQ(timings->ref_per_zq), &ddrmr->cr[70]);
  151. writel(DDRMC_CR72_ZQCS_ROTATE(timings->zqcs_rotate), &ddrmr->cr[72]);
  152. writel(DDRMC_CR73_APREBIT(timings->aprebit) |
  153. DDRMC_CR73_COL_DIFF(col_diff) |
  154. DDRMC_CR73_ROW_DIFF(row_diff), &ddrmr->cr[73]);
  155. writel(DDRMC_CR74_BANKSPLT_EN | DDRMC_CR74_ADDR_CMP_EN |
  156. DDRMC_CR74_CMD_AGE_CNT(timings->cmd_age_cnt) |
  157. DDRMC_CR74_AGE_CNT(timings->age_cnt),
  158. &ddrmr->cr[74]);
  159. writel(DDRMC_CR75_RW_PG_EN | DDRMC_CR75_RW_EN | DDRMC_CR75_PRI_EN |
  160. DDRMC_CR75_PLEN, &ddrmr->cr[75]);
  161. writel(DDRMC_CR76_NQENT_ACTDIS(3) | DDRMC_CR76_D_RW_G_BKCN(3) |
  162. DDRMC_CR76_W2R_SPLT_EN, &ddrmr->cr[76]);
  163. writel(DDRMC_CR77_CS_MAP | DDRMC_CR77_DI_RD_INTLEAVE |
  164. DDRMC_CR77_SWAP_EN, &ddrmr->cr[77]);
  165. writel(DDRMC_CR78_Q_FULLNESS(timings->q_fullness) |
  166. DDRMC_CR78_BUR_ON_FLY_BIT(12), &ddrmr->cr[78]);
  167. writel(DDRMC_CR79_CTLUPD_AREF(0), &ddrmr->cr[79]);
  168. writel(DDRMC_CR82_INT_MASK, &ddrmr->cr[82]);
  169. writel(DDRMC_CR87_ODT_RD_MAPCS0(timings->odt_rd_mapcs0) |
  170. DDRMC_CR87_ODT_WR_MAPCS0(timings->odt_wr_mapcs0),
  171. &ddrmr->cr[87]);
  172. writel(DDRMC_CR88_TODTL_CMD(4), &ddrmr->cr[88]);
  173. writel(DDRMC_CR89_AODT_RWSMCS(2), &ddrmr->cr[89]);
  174. writel(DDRMC_CR91_R2W_SMCSDL(2), &ddrmr->cr[91]);
  175. writel(DDRMC_CR96_WLMRD(timings->wlmrd) |
  176. DDRMC_CR96_WLDQSEN(timings->wldqsen), &ddrmr->cr[96]);
  177. /* execute custom CR setting sequence (may be NULL) */
  178. cr_setting = board_cr_settings;
  179. if (cr_setting != NULL)
  180. while (cr_setting->cr_rnum >= 0) {
  181. writel(cr_setting->setting,
  182. &ddrmr->cr[cr_setting->cr_rnum]);
  183. cr_setting++;
  184. }
  185. /* perform default PHY settings (may be overridden by custom settings */
  186. phy_setting = default_phy_settings;
  187. while (phy_setting->phy_rnum >= 0) {
  188. writel(phy_setting->setting,
  189. &ddrmr->phy[phy_setting->phy_rnum]);
  190. phy_setting++;
  191. }
  192. /* execute custom PHY setting sequence (may be NULL) */
  193. phy_setting = board_phy_settings;
  194. if (phy_setting != NULL)
  195. while (phy_setting->phy_rnum >= 0) {
  196. writel(phy_setting->setting,
  197. &ddrmr->phy[phy_setting->phy_rnum]);
  198. phy_setting++;
  199. }
  200. /* all inits done, start the DDR controller */
  201. writel(DDRMC_CR00_DRAM_CLASS_DDR3 | DDRMC_CR00_START, &ddrmr->cr[0]);
  202. while (!(readl(&ddrmr->cr[80]) && 0x100))
  203. udelay(10);
  204. }