global_data.h 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2002-2010
  4. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  5. */
  6. #ifndef __ASM_GBL_DATA_H
  7. #define __ASM_GBL_DATA_H
  8. #include "config.h"
  9. #include "asm/types.h"
  10. /* Architecture-specific global data */
  11. struct arch_global_data {
  12. #if defined(CONFIG_FSL_ESDHC)
  13. u32 sdhc_clk;
  14. #if defined(CONFIG_FSL_ESDHC_ADAPTER_IDENT)
  15. u8 sdhc_adapter;
  16. #endif
  17. #endif
  18. #if defined(CONFIG_MPC8xx)
  19. unsigned long brg_clk;
  20. #endif
  21. #if defined(CONFIG_CPM2)
  22. /* There are many clocks on the MPC8260 - see page 9-5 */
  23. unsigned long vco_out;
  24. unsigned long cpm_clk;
  25. unsigned long scc_clk;
  26. unsigned long brg_clk;
  27. #endif
  28. /* TODO: sjg@chromium.org: Should these be unslgned long? */
  29. #if defined(CONFIG_MPC83xx)
  30. #ifdef CONFIG_CLK_MPC83XX
  31. u32 core_clk;
  32. #else
  33. /* There are other clocks in the MPC83XX */
  34. u32 csb_clk;
  35. # if defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC831X) || \
  36. defined(CONFIG_ARCH_MPC834X) || defined(CONFIG_MPC837x)
  37. u32 tsec1_clk;
  38. u32 tsec2_clk;
  39. u32 usbdr_clk;
  40. # elif defined(CONFIG_ARCH_MPC8309)
  41. u32 usbdr_clk;
  42. # endif
  43. # if defined(CONFIG_ARCH_MPC834X)
  44. u32 usbmph_clk;
  45. # endif /* CONFIG_ARCH_MPC834X */
  46. # if defined(CONFIG_ARCH_MPC8315)
  47. u32 tdm_clk;
  48. # endif
  49. u32 core_clk;
  50. u32 enc_clk;
  51. u32 lbiu_clk;
  52. u32 lclk_clk;
  53. # if defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC831X) || \
  54. defined(CONFIG_MPC837x)
  55. u32 pciexp1_clk;
  56. u32 pciexp2_clk;
  57. # endif
  58. # if defined(CONFIG_MPC837x) || defined(CONFIG_ARCH_MPC8315)
  59. u32 sata_clk;
  60. # endif
  61. # if defined(CONFIG_ARCH_MPC8360)
  62. u32 mem_sec_clk;
  63. # endif /* CONFIG_ARCH_MPC8360 */
  64. #endif
  65. #endif
  66. #if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
  67. u32 lbc_clk;
  68. void *cpu;
  69. #endif /* CONFIG_MPC85xx || CONFIG_MPC86xx */
  70. #if defined(CONFIG_MPC83xx) || defined(CONFIG_MPC85xx) || \
  71. defined(CONFIG_MPC86xx)
  72. u32 i2c1_clk;
  73. u32 i2c2_clk;
  74. #endif
  75. #if defined(CONFIG_QE)
  76. u32 qe_clk;
  77. u32 brg_clk;
  78. uint mp_alloc_base;
  79. uint mp_alloc_top;
  80. #endif /* CONFIG_QE */
  81. #if defined(CONFIG_FSL_LAW)
  82. u32 used_laws;
  83. #endif
  84. #if defined(CONFIG_E500)
  85. u32 used_tlb_cams[(CONFIG_SYS_NUM_TLBCAMS+31)/32];
  86. #endif
  87. unsigned long reset_status; /* reset status register at boot */
  88. #if defined(CONFIG_MPC83xx)
  89. unsigned long arbiter_event_attributes;
  90. unsigned long arbiter_event_address;
  91. #endif
  92. #if defined(CONFIG_CPM2)
  93. unsigned int dp_alloc_base;
  94. unsigned int dp_alloc_top;
  95. #endif
  96. #ifdef CONFIG_SYS_FPGA_COUNT
  97. unsigned fpga_state[CONFIG_SYS_FPGA_COUNT];
  98. #endif
  99. #if defined(CONFIG_WD_MAX_RATE)
  100. unsigned long long wdt_last; /* trace watch-dog triggering rate */
  101. #endif
  102. #if defined(CONFIG_LWMON5)
  103. unsigned long kbd_status;
  104. #endif
  105. };
  106. #include <asm-generic/global_data.h>
  107. #if 1
  108. #define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r2")
  109. #else /* We could use plain global data, but the resulting code is bigger */
  110. #define XTRN_DECLARE_GLOBAL_DATA_PTR extern
  111. #define DECLARE_GLOBAL_DATA_PTR XTRN_DECLARE_GLOBAL_DATA_PTR \
  112. gd_t *gd
  113. #endif
  114. #endif /* __ASM_GBL_DATA_H */