vining_2000.h 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2016 samtec automotive software & electronics gmbh
  4. *
  5. * Configuration settings for the Samtec VIN|ING 2000 board.
  6. */
  7. #ifndef __CONFIG_H
  8. #define __CONFIG_H
  9. #include "mx6_common.h"
  10. #ifdef CONFIG_SPL
  11. #include "imx6_spl.h"
  12. #endif
  13. /* Size of malloc() pool */
  14. #define CONFIG_SYS_MALLOC_LEN (3 * SZ_1M)
  15. #define CONFIG_MXC_UART
  16. #define CONFIG_MXC_UART_BASE UART1_BASE
  17. #define BOOT_TARGET_DEVICES(func) \
  18. func(MMC, mmc, 0) \
  19. func(MMC, mmc, 1) \
  20. func(USB, usb, 0) \
  21. func(PXE, pxe, na) \
  22. func(DHCP, dhcp, na)
  23. #include <config_distro_bootcmd.h>
  24. /* Miscellaneous configurable options */
  25. #define CONFIG_SYS_MEMTEST_START 0x80000000
  26. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x10000)
  27. /* Physical Memory Map */
  28. #define CONFIG_NR_DRAM_BANKS 1
  29. #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
  30. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  31. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  32. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  33. #define CONFIG_SYS_INIT_SP_OFFSET \
  34. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  35. #define CONFIG_SYS_INIT_SP_ADDR \
  36. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  37. /* MMC Configuration */
  38. #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
  39. /* I2C Configs */
  40. #define CONFIG_SYS_I2C
  41. #define CONFIG_SYS_I2C_MXC
  42. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  43. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  44. #define CONFIG_SYS_I2C_SPEED 100000
  45. /* PMIC */
  46. #define CONFIG_POWER
  47. #define CONFIG_POWER_I2C
  48. #define CONFIG_POWER_PFUZE100
  49. #define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
  50. /* Network */
  51. #define CONFIG_FEC_MXC
  52. #define CONFIG_MII
  53. #define IMX_FEC_BASE ENET_BASE_ADDR
  54. #define CONFIG_FEC_MXC_PHYADDR 0x0
  55. #define CONFIG_FEC_XCV_TYPE RMII
  56. #define CONFIG_ETHPRIME "FEC"
  57. #define CONFIG_PHY_ATHEROS
  58. #ifdef CONFIG_CMD_USB
  59. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  60. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  61. #define CONFIG_MXC_USB_FLAGS 0
  62. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  63. #endif
  64. #ifdef CONFIG_CMD_PCI
  65. #define CONFIG_PCI_SCAN_SHOW
  66. #define CONFIG_PCIE_IMX
  67. #define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(4, 6)
  68. #endif
  69. #define CONFIG_IMX_THERMAL
  70. #define CONFIG_PWM_IMX
  71. #define CONFIG_IMX6_PWM_PER_CLK 66000000
  72. #define CONFIG_ENV_OFFSET (8 * SZ_64K)
  73. #define CONFIG_ENV_SIZE SZ_8K
  74. #define CONFIG_ENV_OFFSET_REDUND (9 * SZ_64K)
  75. #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
  76. #ifdef CONFIG_ENV_IS_IN_MMC
  77. #define CONFIG_SUPPORT_EMMC_BOOT
  78. #define CONFIG_SYS_MMC_ENV_DEV 0 /* USDHC4 eMMC */
  79. /* 0=user, 1=boot0, 2=boot1, * 4..7=general0..3. */
  80. #define CONFIG_SYS_MMC_ENV_PART 1 /* boot0 */
  81. #endif
  82. #endif /* __CONFIG_H */