imx8qxp_mek.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2018 NXP
  4. */
  5. #include <common.h>
  6. #include <env.h>
  7. #include <errno.h>
  8. #include <init.h>
  9. #include <linux/libfdt.h>
  10. #include <fsl_esdhc_imx.h>
  11. #include <asm/io.h>
  12. #include <asm/gpio.h>
  13. #include <asm/arch/clock.h>
  14. #include <asm/arch/sci/sci.h>
  15. #include <asm/arch/imx8-pins.h>
  16. #include <asm/arch/iomux.h>
  17. #include <asm/arch/sys_proto.h>
  18. DECLARE_GLOBAL_DATA_PTR;
  19. #define GPIO_PAD_CTRL ((SC_PAD_CONFIG_NORMAL << PADRING_CONFIG_SHIFT) | \
  20. (SC_PAD_ISO_OFF << PADRING_LPCONFIG_SHIFT) | \
  21. (SC_PAD_28FDSOI_DSE_DV_HIGH << PADRING_DSE_SHIFT) | \
  22. (SC_PAD_28FDSOI_PS_PU << PADRING_PULL_SHIFT))
  23. #define UART_PAD_CTRL ((SC_PAD_CONFIG_OUT_IN << PADRING_CONFIG_SHIFT) | \
  24. (SC_PAD_ISO_OFF << PADRING_LPCONFIG_SHIFT) | \
  25. (SC_PAD_28FDSOI_DSE_DV_HIGH << PADRING_DSE_SHIFT) | \
  26. (SC_PAD_28FDSOI_PS_PU << PADRING_PULL_SHIFT))
  27. static iomux_cfg_t uart0_pads[] = {
  28. SC_P_UART0_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
  29. SC_P_UART0_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
  30. };
  31. static void setup_iomux_uart(void)
  32. {
  33. imx8_iomux_setup_multiple_pads(uart0_pads, ARRAY_SIZE(uart0_pads));
  34. }
  35. int board_early_init_f(void)
  36. {
  37. sc_pm_clock_rate_t rate = SC_80MHZ;
  38. int ret;
  39. /* Set UART0 clock root to 80 MHz */
  40. ret = sc_pm_setup_uart(SC_R_UART_0, rate);
  41. if (ret)
  42. return ret;
  43. setup_iomux_uart();
  44. return 0;
  45. }
  46. #if IS_ENABLED(CONFIG_DM_GPIO)
  47. static void board_gpio_init(void)
  48. {
  49. struct gpio_desc desc;
  50. int ret;
  51. ret = dm_gpio_lookup_name("gpio@1a_3", &desc);
  52. if (ret)
  53. return;
  54. ret = dm_gpio_request(&desc, "bb_per_rst_b");
  55. if (ret)
  56. return;
  57. dm_gpio_set_dir_flags(&desc, GPIOD_IS_OUT);
  58. dm_gpio_set_value(&desc, 0);
  59. udelay(50);
  60. dm_gpio_set_value(&desc, 1);
  61. }
  62. #else
  63. static inline void board_gpio_init(void) {}
  64. #endif
  65. #if IS_ENABLED(CONFIG_FEC_MXC)
  66. #include <miiphy.h>
  67. int board_phy_config(struct phy_device *phydev)
  68. {
  69. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f);
  70. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8);
  71. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
  72. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100);
  73. if (phydev->drv->config)
  74. phydev->drv->config(phydev);
  75. return 0;
  76. }
  77. #endif
  78. int checkboard(void)
  79. {
  80. puts("Board: iMX8QXP MEK\n");
  81. build_info();
  82. print_bootinfo();
  83. return 0;
  84. }
  85. int board_init(void)
  86. {
  87. board_gpio_init();
  88. return 0;
  89. }
  90. void detail_board_ddr_info(void)
  91. {
  92. puts("\nDDR ");
  93. }
  94. /*
  95. * Board specific reset that is system reset.
  96. */
  97. void reset_cpu(ulong addr)
  98. {
  99. /* TODO */
  100. }
  101. #ifdef CONFIG_OF_BOARD_SETUP
  102. int ft_board_setup(void *blob, bd_t *bd)
  103. {
  104. return 0;
  105. }
  106. #endif
  107. int board_mmc_get_env_dev(int devno)
  108. {
  109. return devno;
  110. }
  111. int board_late_init(void)
  112. {
  113. #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  114. env_set("board_name", "MEK");
  115. env_set("board_rev", "iMX8QXP");
  116. #endif
  117. return 0;
  118. }