12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592 |
- menu "mpc85xx CPU"
- depends on MPC85xx
- config SYS_CPU
- default "mpc85xx"
- config CMD_ERRATA
- bool "Enable the 'errata' command"
- depends on MPC85xx
- default y
- help
- This enables the 'errata' command which displays a list of errata
- work-arounds which are enabled for the current board.
- choice
- prompt "Target select"
- optional
- config TARGET_SBC8548
- bool "Support sbc8548"
- select ARCH_MPC8548
- config TARGET_SOCRATES
- bool "Support socrates"
- select ARCH_MPC8544
- config TARGET_B4420QDS
- bool "Support B4420QDS"
- select ARCH_B4420
- select SUPPORT_SPL
- select PHYS_64BIT
- imply PANIC_HANG
- config TARGET_B4860QDS
- bool "Support B4860QDS"
- select ARCH_B4860
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply PANIC_HANG
- config TARGET_BSC9131RDB
- bool "Support BSC9131RDB"
- select ARCH_BSC9131
- select SUPPORT_SPL
- select BOARD_EARLY_INIT_F
- config TARGET_BSC9132QDS
- bool "Support BSC9132QDS"
- select ARCH_BSC9132
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select BOARD_EARLY_INIT_F
- config TARGET_C29XPCIE
- bool "Support C29XPCIE"
- select ARCH_C29X
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select SUPPORT_TPL
- select PHYS_64BIT
- imply PANIC_HANG
- config TARGET_P3041DS
- bool "Support P3041DS"
- select PHYS_64BIT
- select ARCH_P3041
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_P4080DS
- bool "Support P4080DS"
- select PHYS_64BIT
- select ARCH_P4080
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_P5020DS
- bool "Support P5020DS"
- select PHYS_64BIT
- select ARCH_P5020
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_P5040DS
- bool "Support P5040DS"
- select PHYS_64BIT
- select ARCH_P5040
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_MPC8536DS
- bool "Support MPC8536DS"
- select ARCH_MPC8536
- # Use DDR3 controller with DDR2 DIMMs on this board
- select SYS_FSL_DDRC_GEN3
- imply CMD_SATA
- imply FSL_SATA
- config TARGET_MPC8541CDS
- bool "Support MPC8541CDS"
- select ARCH_MPC8541
- config TARGET_MPC8544DS
- bool "Support MPC8544DS"
- select ARCH_MPC8544
- imply PANIC_HANG
- config TARGET_MPC8548CDS
- bool "Support MPC8548CDS"
- select ARCH_MPC8548
- config TARGET_MPC8555CDS
- bool "Support MPC8555CDS"
- select ARCH_MPC8555
- config TARGET_MPC8568MDS
- bool "Support MPC8568MDS"
- select ARCH_MPC8568
- config TARGET_MPC8569MDS
- bool "Support MPC8569MDS"
- select ARCH_MPC8569
- config TARGET_MPC8572DS
- bool "Support MPC8572DS"
- select ARCH_MPC8572
- # Use DDR3 controller with DDR2 DIMMs on this board
- select SYS_FSL_DDRC_GEN3
- imply SCSI
- imply PANIC_HANG
- config TARGET_P1010RDB_PA
- bool "Support P1010RDB_PA"
- select ARCH_P1010
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select SUPPORT_TPL
- imply CMD_EEPROM
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_P1010RDB_PB
- bool "Support P1010RDB_PB"
- select ARCH_P1010
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select SUPPORT_TPL
- imply CMD_EEPROM
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_P1022DS
- bool "Support P1022DS"
- select ARCH_P1022
- select SUPPORT_SPL
- select SUPPORT_TPL
- imply CMD_SATA
- imply FSL_SATA
- config TARGET_P1023RDB
- bool "Support P1023RDB"
- select ARCH_P1023
- imply CMD_EEPROM
- imply PANIC_HANG
- config TARGET_P1020MBG
- bool "Support P1020MBG-PC"
- select SUPPORT_SPL
- select SUPPORT_TPL
- select ARCH_P1020
- imply CMD_EEPROM
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_P1020RDB_PC
- bool "Support P1020RDB-PC"
- select SUPPORT_SPL
- select SUPPORT_TPL
- select ARCH_P1020
- imply CMD_EEPROM
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_P1020RDB_PD
- bool "Support P1020RDB-PD"
- select SUPPORT_SPL
- select SUPPORT_TPL
- select ARCH_P1020
- imply CMD_EEPROM
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_P1020UTM
- bool "Support P1020UTM"
- select SUPPORT_SPL
- select SUPPORT_TPL
- select ARCH_P1020
- imply CMD_EEPROM
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_P1021RDB
- bool "Support P1021RDB"
- select SUPPORT_SPL
- select SUPPORT_TPL
- select ARCH_P1021
- imply CMD_EEPROM
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_P1024RDB
- bool "Support P1024RDB"
- select SUPPORT_SPL
- select SUPPORT_TPL
- select ARCH_P1024
- imply CMD_EEPROM
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_P1025RDB
- bool "Support P1025RDB"
- select SUPPORT_SPL
- select SUPPORT_TPL
- select ARCH_P1025
- imply CMD_EEPROM
- imply CMD_SATA
- imply SATA_SIL
- config TARGET_P2020RDB
- bool "Support P2020RDB-PC"
- select SUPPORT_SPL
- select SUPPORT_TPL
- select ARCH_P2020
- imply CMD_EEPROM
- imply CMD_SATA
- imply SATA_SIL
- config TARGET_P1_TWR
- bool "Support p1_twr"
- select ARCH_P1025
- config TARGET_P2041RDB
- bool "Support P2041RDB"
- select ARCH_P2041
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select PHYS_64BIT
- imply CMD_SATA
- imply FSL_SATA
- config TARGET_QEMU_PPCE500
- bool "Support qemu-ppce500"
- select ARCH_QEMU_E500
- select PHYS_64BIT
- config TARGET_T1024QDS
- bool "Support T1024QDS"
- select ARCH_T1024
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_EEPROM
- imply CMD_SATA
- imply FSL_SATA
- config TARGET_T1023RDB
- bool "Support T1023RDB"
- select ARCH_T1023
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_EEPROM
- imply PANIC_HANG
- config TARGET_T1024RDB
- bool "Support T1024RDB"
- select ARCH_T1024
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_EEPROM
- imply PANIC_HANG
- config TARGET_T1040QDS
- bool "Support T1040QDS"
- select ARCH_T1040
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select PHYS_64BIT
- imply CMD_EEPROM
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_T1040RDB
- bool "Support T1040RDB"
- select ARCH_T1040
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_T1040D4RDB
- bool "Support T1040D4RDB"
- select ARCH_T1040
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_T1042RDB
- bool "Support T1042RDB"
- select ARCH_T1042
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_SATA
- config TARGET_T1042D4RDB
- bool "Support T1042D4RDB"
- select ARCH_T1042
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_T1042RDB_PI
- bool "Support T1042RDB_PI"
- select ARCH_T1042
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_T2080QDS
- bool "Support T2080QDS"
- select ARCH_T2080
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_SATA
- config TARGET_T2080RDB
- bool "Support T2080RDB"
- select ARCH_T2080
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_T2081QDS
- bool "Support T2081QDS"
- select ARCH_T2081
- select SUPPORT_SPL
- select PHYS_64BIT
- config TARGET_T4160QDS
- bool "Support T4160QDS"
- select ARCH_T4160
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_T4160RDB
- bool "Support T4160RDB"
- select ARCH_T4160
- select SUPPORT_SPL
- select PHYS_64BIT
- imply PANIC_HANG
- config TARGET_T4240QDS
- bool "Support T4240QDS"
- select ARCH_T4240
- select BOARD_LATE_INIT if CHAIN_OF_TRUST
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_T4240RDB
- bool "Support T4240RDB"
- select ARCH_T4240
- select SUPPORT_SPL
- select PHYS_64BIT
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_CONTROLCENTERD
- bool "Support controlcenterd"
- select ARCH_P1022
- config TARGET_KMP204X
- bool "Support kmp204x"
- select ARCH_P2041
- select PHYS_64BIT
- imply CMD_CRAMFS
- imply FS_CRAMFS
- config TARGET_XPEDITE520X
- bool "Support xpedite520x"
- select ARCH_MPC8548
- config TARGET_XPEDITE537X
- bool "Support xpedite537x"
- select ARCH_MPC8572
- # Use DDR3 controller with DDR2 DIMMs on this board
- select SYS_FSL_DDRC_GEN3
- config TARGET_XPEDITE550X
- bool "Support xpedite550x"
- select ARCH_P2020
- config TARGET_UCP1020
- bool "Support uCP1020"
- select ARCH_P1020
- imply CMD_SATA
- imply PANIC_HANG
- config TARGET_CYRUS_P5020
- bool "Support Varisys Cyrus P5020"
- select ARCH_P5020
- select PHYS_64BIT
- imply PANIC_HANG
- config TARGET_CYRUS_P5040
- bool "Support Varisys Cyrus P5040"
- select ARCH_P5040
- select PHYS_64BIT
- imply PANIC_HANG
- endchoice
- config ARCH_B4420
- bool
- select E500MC
- select E6500
- select FSL_LAW
- select SYS_FSL_DDR_VER_47
- select SYS_FSL_ERRATUM_A004477
- select SYS_FSL_ERRATUM_A005871
- select SYS_FSL_ERRATUM_A006379
- select SYS_FSL_ERRATUM_A006384
- select SYS_FSL_ERRATUM_A006475
- select SYS_FSL_ERRATUM_A006593
- select SYS_FSL_ERRATUM_A007075
- select SYS_FSL_ERRATUM_A007186
- select SYS_FSL_ERRATUM_A007212
- select SYS_FSL_ERRATUM_A009942
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS2
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select SYS_PPC64
- select FSL_IFC
- imply CMD_EEPROM
- imply CMD_NAND
- imply CMD_REGINFO
- config ARCH_B4860
- bool
- select E500MC
- select E6500
- select FSL_LAW
- select SYS_FSL_DDR_VER_47
- select SYS_FSL_ERRATUM_A004477
- select SYS_FSL_ERRATUM_A005871
- select SYS_FSL_ERRATUM_A006379
- select SYS_FSL_ERRATUM_A006384
- select SYS_FSL_ERRATUM_A006475
- select SYS_FSL_ERRATUM_A006593
- select SYS_FSL_ERRATUM_A007075
- select SYS_FSL_ERRATUM_A007186
- select SYS_FSL_ERRATUM_A007212
- select SYS_FSL_ERRATUM_A007907
- select SYS_FSL_ERRATUM_A009942
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS2
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select SYS_PPC64
- select FSL_IFC
- imply CMD_EEPROM
- imply CMD_NAND
- imply CMD_REGINFO
- config ARCH_BSC9131
- bool
- select FSL_LAW
- select SYS_FSL_DDR_VER_44
- select SYS_FSL_ERRATUM_A004477
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select FSL_IFC
- imply CMD_EEPROM
- imply CMD_NAND
- imply CMD_REGINFO
- config ARCH_BSC9132
- bool
- select FSL_LAW
- select SYS_FSL_DDR_VER_46
- select SYS_FSL_ERRATUM_A004477
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_A005434
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_ERRATUM_I2C_A004447
- select SYS_FSL_ERRATUM_IFC_A002769
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_IFC
- imply CMD_EEPROM
- imply CMD_MTDPARTS
- imply CMD_NAND
- imply CMD_PCI
- imply CMD_REGINFO
- config ARCH_C29X
- bool
- select FSL_LAW
- select SYS_FSL_DDR_VER_46
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_6
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_IFC
- imply CMD_NAND
- imply CMD_PCI
- imply CMD_REGINFO
- config ARCH_MPC8536
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_HAS_DDR2
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_ELBC
- imply CMD_NAND
- imply CMD_SATA
- imply CMD_REGINFO
- config ARCH_MPC8540
- bool
- select FSL_LAW
- select SYS_FSL_HAS_DDR1
- config ARCH_MPC8541
- bool
- select FSL_LAW
- select SYS_FSL_HAS_DDR1
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- config ARCH_MPC8544
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_HAS_DDR2
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_ELBC
- config ARCH_MPC8548
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_NMG_DDR120
- select SYS_FSL_ERRATUM_NMG_LBC103
- select SYS_FSL_ERRATUM_NMG_ETSEC129
- select SYS_FSL_ERRATUM_I2C_A004447
- select SYS_FSL_HAS_DDR2
- select SYS_FSL_HAS_DDR1
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select SYS_PPC_E500_USE_DEBUG_TLB
- imply CMD_REGINFO
- config ARCH_MPC8555
- bool
- select FSL_LAW
- select SYS_FSL_HAS_DDR1
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- config ARCH_MPC8560
- bool
- select FSL_LAW
- select SYS_FSL_HAS_DDR1
- config ARCH_MPC8568
- bool
- select FSL_LAW
- select SYS_FSL_HAS_DDR2
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- config ARCH_MPC8569
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select FSL_ELBC
- imply CMD_NAND
- config ARCH_MPC8572
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_DDR_115
- select SYS_FSL_ERRATUM_DDR111_DDR134
- select SYS_FSL_HAS_DDR2
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_ELBC
- imply CMD_NAND
- config ARCH_P1010
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004477
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_A005275
- select SYS_FSL_ERRATUM_A006261
- select SYS_FSL_ERRATUM_A007075
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_ERRATUM_I2C_A004447
- select SYS_FSL_ERRATUM_IFC_A002769
- select SYS_FSL_ERRATUM_P1010_A003549
- select SYS_FSL_ERRATUM_SEC_A003571
- select SYS_FSL_ERRATUM_IFC_A003399
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_IFC
- imply CMD_EEPROM
- imply CMD_MTDPARTS
- imply CMD_NAND
- imply CMD_SATA
- imply CMD_PCI
- imply CMD_REGINFO
- imply FSL_SATA
- config ARCH_P1011
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_ELBC_A001
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_ELBC
- config ARCH_P1020
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_ELBC_A001
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_ELBC
- imply CMD_NAND
- imply CMD_SATA
- imply CMD_PCI
- imply CMD_REGINFO
- imply SATA_SIL
- config ARCH_P1021
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_ELBC_A001
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_ELBC
- imply CMD_REGINFO
- imply CMD_NAND
- imply CMD_SATA
- imply CMD_REGINFO
- imply SATA_SIL
- config ARCH_P1022
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004477
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_ELBC_A001
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_ERRATUM_SATA_A001
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_ELBC
- config ARCH_P1023
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_I2C_A004447
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select FSL_ELBC
- config ARCH_P1024
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_ELBC_A001
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_ELBC
- imply CMD_EEPROM
- imply CMD_NAND
- imply CMD_SATA
- imply CMD_PCI
- imply CMD_REGINFO
- imply SATA_SIL
- config ARCH_P1025
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_ELBC_A001
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_ELBC
- imply CMD_SATA
- imply CMD_REGINFO
- config ARCH_P2020
- bool
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004477
- select SYS_FSL_ERRATUM_A004508
- select SYS_FSL_ERRATUM_A005125
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_ERRATUM_ESDHC_A001
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_2
- select SYS_PPC_E500_USE_DEBUG_TLB
- select FSL_ELBC
- imply CMD_EEPROM
- imply CMD_NAND
- imply CMD_REGINFO
- config ARCH_P2041
- bool
- select E500MC
- select FSL_LAW
- select SYS_FSL_ERRATUM_A004510
- select SYS_FSL_ERRATUM_A004849
- select SYS_FSL_ERRATUM_A005275
- select SYS_FSL_ERRATUM_A006261
- select SYS_FSL_ERRATUM_CPU_A003999
- select SYS_FSL_ERRATUM_DDR_A003
- select SYS_FSL_ERRATUM_DDR_A003474
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_ERRATUM_I2C_A004447
- select SYS_FSL_ERRATUM_NMG_CPU_A011
- select SYS_FSL_ERRATUM_SRIO_A004034
- select SYS_FSL_ERRATUM_USB14
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS1
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select FSL_ELBC
- imply CMD_NAND
- config ARCH_P3041
- bool
- select E500MC
- select FSL_LAW
- select SYS_FSL_DDR_VER_44
- select SYS_FSL_ERRATUM_A004510
- select SYS_FSL_ERRATUM_A004849
- select SYS_FSL_ERRATUM_A005275
- select SYS_FSL_ERRATUM_A005812
- select SYS_FSL_ERRATUM_A006261
- select SYS_FSL_ERRATUM_CPU_A003999
- select SYS_FSL_ERRATUM_DDR_A003
- select SYS_FSL_ERRATUM_DDR_A003474
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_ERRATUM_I2C_A004447
- select SYS_FSL_ERRATUM_NMG_CPU_A011
- select SYS_FSL_ERRATUM_SRIO_A004034
- select SYS_FSL_ERRATUM_USB14
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS1
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select FSL_ELBC
- imply CMD_NAND
- imply CMD_SATA
- imply CMD_REGINFO
- imply FSL_SATA
- config ARCH_P4080
- bool
- select E500MC
- select FSL_LAW
- select SYS_FSL_DDR_VER_44
- select SYS_FSL_ERRATUM_A004510
- select SYS_FSL_ERRATUM_A004580
- select SYS_FSL_ERRATUM_A004849
- select SYS_FSL_ERRATUM_A005812
- select SYS_FSL_ERRATUM_A007075
- select SYS_FSL_ERRATUM_CPC_A002
- select SYS_FSL_ERRATUM_CPC_A003
- select SYS_FSL_ERRATUM_CPU_A003999
- select SYS_FSL_ERRATUM_DDR_A003
- select SYS_FSL_ERRATUM_DDR_A003474
- select SYS_FSL_ERRATUM_ELBC_A001
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_ERRATUM_ESDHC13
- select SYS_FSL_ERRATUM_ESDHC135
- select SYS_FSL_ERRATUM_I2C_A004447
- select SYS_FSL_ERRATUM_NMG_CPU_A011
- select SYS_FSL_ERRATUM_SRIO_A004034
- select SYS_P4080_ERRATUM_CPU22
- select SYS_P4080_ERRATUM_PCIE_A003
- select SYS_P4080_ERRATUM_SERDES8
- select SYS_P4080_ERRATUM_SERDES9
- select SYS_P4080_ERRATUM_SERDES_A001
- select SYS_P4080_ERRATUM_SERDES_A005
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS1
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select FSL_ELBC
- imply CMD_SATA
- imply CMD_REGINFO
- imply SATA_SIL
- config ARCH_P5020
- bool
- select E500MC
- select FSL_LAW
- select SYS_FSL_DDR_VER_44
- select SYS_FSL_ERRATUM_A004510
- select SYS_FSL_ERRATUM_A005275
- select SYS_FSL_ERRATUM_A006261
- select SYS_FSL_ERRATUM_DDR_A003
- select SYS_FSL_ERRATUM_DDR_A003474
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_ERRATUM_I2C_A004447
- select SYS_FSL_ERRATUM_SRIO_A004034
- select SYS_FSL_ERRATUM_USB14
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS1
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select SYS_PPC64
- select FSL_ELBC
- imply CMD_SATA
- imply CMD_REGINFO
- imply FSL_SATA
- config ARCH_P5040
- bool
- select E500MC
- select FSL_LAW
- select SYS_FSL_DDR_VER_44
- select SYS_FSL_ERRATUM_A004510
- select SYS_FSL_ERRATUM_A004699
- select SYS_FSL_ERRATUM_A005275
- select SYS_FSL_ERRATUM_A005812
- select SYS_FSL_ERRATUM_A006261
- select SYS_FSL_ERRATUM_DDR_A003
- select SYS_FSL_ERRATUM_DDR_A003474
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_ERRATUM_USB14
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS1
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select SYS_PPC64
- select FSL_ELBC
- imply CMD_SATA
- imply CMD_REGINFO
- imply FSL_SATA
- config ARCH_QEMU_E500
- bool
- config ARCH_T1023
- bool
- select E500MC
- select FSL_LAW
- select SYS_FSL_DDR_VER_50
- select SYS_FSL_ERRATUM_A008378
- select SYS_FSL_ERRATUM_A009663
- select SYS_FSL_ERRATUM_A009942
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_DDR4
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS2
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_5
- select FSL_IFC
- imply CMD_EEPROM
- imply CMD_NAND
- imply CMD_REGINFO
- config ARCH_T1024
- bool
- select E500MC
- select FSL_LAW
- select SYS_FSL_DDR_VER_50
- select SYS_FSL_ERRATUM_A008378
- select SYS_FSL_ERRATUM_A009663
- select SYS_FSL_ERRATUM_A009942
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_DDR4
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS2
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_5
- select FSL_IFC
- imply CMD_EEPROM
- imply CMD_NAND
- imply CMD_MTDPARTS
- imply CMD_REGINFO
- config ARCH_T1040
- bool
- select E500MC
- select FSL_LAW
- select SYS_FSL_DDR_VER_50
- select SYS_FSL_ERRATUM_A008044
- select SYS_FSL_ERRATUM_A008378
- select SYS_FSL_ERRATUM_A009663
- select SYS_FSL_ERRATUM_A009942
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_DDR4
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS2
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_5
- select FSL_IFC
- imply CMD_MTDPARTS
- imply CMD_NAND
- imply CMD_SATA
- imply CMD_REGINFO
- imply FSL_SATA
- config ARCH_T1042
- bool
- select E500MC
- select FSL_LAW
- select SYS_FSL_DDR_VER_50
- select SYS_FSL_ERRATUM_A008044
- select SYS_FSL_ERRATUM_A008378
- select SYS_FSL_ERRATUM_A009663
- select SYS_FSL_ERRATUM_A009942
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_DDR4
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS2
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_5
- select FSL_IFC
- imply CMD_MTDPARTS
- imply CMD_NAND
- imply CMD_SATA
- imply CMD_REGINFO
- imply FSL_SATA
- config ARCH_T2080
- bool
- select E500MC
- select E6500
- select FSL_LAW
- select SYS_FSL_DDR_VER_47
- select SYS_FSL_ERRATUM_A006379
- select SYS_FSL_ERRATUM_A006593
- select SYS_FSL_ERRATUM_A007186
- select SYS_FSL_ERRATUM_A007212
- select SYS_FSL_ERRATUM_A007815
- select SYS_FSL_ERRATUM_A007907
- select SYS_FSL_ERRATUM_A009942
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS2
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select SYS_PPC64
- select FSL_IFC
- imply CMD_SATA
- imply CMD_NAND
- imply CMD_REGINFO
- imply FSL_SATA
- config ARCH_T2081
- bool
- select E500MC
- select E6500
- select FSL_LAW
- select SYS_FSL_DDR_VER_47
- select SYS_FSL_ERRATUM_A006379
- select SYS_FSL_ERRATUM_A006593
- select SYS_FSL_ERRATUM_A007186
- select SYS_FSL_ERRATUM_A007212
- select SYS_FSL_ERRATUM_A009942
- select SYS_FSL_ERRATUM_ESDHC111
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS2
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select SYS_PPC64
- select FSL_IFC
- imply CMD_NAND
- imply CMD_REGINFO
- config ARCH_T4160
- bool
- select E500MC
- select E6500
- select FSL_LAW
- select SYS_FSL_DDR_VER_47
- select SYS_FSL_ERRATUM_A004468
- select SYS_FSL_ERRATUM_A005871
- select SYS_FSL_ERRATUM_A006379
- select SYS_FSL_ERRATUM_A006593
- select SYS_FSL_ERRATUM_A007186
- select SYS_FSL_ERRATUM_A007798
- select SYS_FSL_ERRATUM_A009942
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS2
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select SYS_PPC64
- select FSL_IFC
- imply CMD_SATA
- imply CMD_NAND
- imply CMD_REGINFO
- imply FSL_SATA
- config ARCH_T4240
- bool
- select E500MC
- select E6500
- select FSL_LAW
- select SYS_FSL_DDR_VER_47
- select SYS_FSL_ERRATUM_A004468
- select SYS_FSL_ERRATUM_A005871
- select SYS_FSL_ERRATUM_A006261
- select SYS_FSL_ERRATUM_A006379
- select SYS_FSL_ERRATUM_A006593
- select SYS_FSL_ERRATUM_A007186
- select SYS_FSL_ERRATUM_A007798
- select SYS_FSL_ERRATUM_A007815
- select SYS_FSL_ERRATUM_A007907
- select SYS_FSL_ERRATUM_A009942
- select SYS_FSL_HAS_DDR3
- select SYS_FSL_HAS_SEC
- select SYS_FSL_QORIQ_CHASSIS2
- select SYS_FSL_SEC_BE
- select SYS_FSL_SEC_COMPAT_4
- select SYS_PPC64
- select FSL_IFC
- imply CMD_SATA
- imply CMD_NAND
- imply CMD_REGINFO
- imply FSL_SATA
- config MPC85XX_HAVE_RESET_VECTOR
- bool "Indicate reset vector at CONFIG_RESET_VECTOR_ADDRESS - 0xffc"
- depends on MPC85xx
- config BOOKE
- bool
- default y
- config E500
- bool
- default y
- help
- Enable PowerPC E500 cores, including e500v1, e500v2, e500mc
- config E500MC
- bool
- imply CMD_PCI
- help
- Enble PowerPC E500MC core
- config E6500
- bool
- help
- Enable PowerPC E6500 core
- config FSL_LAW
- bool
- help
- Use Freescale common code for Local Access Window
- config SECURE_BOOT
- bool "Secure Boot"
- help
- Enable Freescale Secure Boot feature. Normally selected
- by defconfig. If unsure, do not change.
- config MAX_CPUS
- int "Maximum number of CPUs permitted for MPC85xx"
- default 12 if ARCH_T4240
- default 8 if ARCH_P4080 || \
- ARCH_T4160
- default 4 if ARCH_B4860 || \
- ARCH_P2041 || \
- ARCH_P3041 || \
- ARCH_P5040 || \
- ARCH_T1040 || \
- ARCH_T1042 || \
- ARCH_T2080 || \
- ARCH_T2081
- default 2 if ARCH_B4420 || \
- ARCH_BSC9132 || \
- ARCH_MPC8572 || \
- ARCH_P1020 || \
- ARCH_P1021 || \
- ARCH_P1022 || \
- ARCH_P1023 || \
- ARCH_P1024 || \
- ARCH_P1025 || \
- ARCH_P2020 || \
- ARCH_P5020 || \
- ARCH_T1023 || \
- ARCH_T1024
- default 1
- help
- Set this number to the maximum number of possible CPUs in the SoC.
- SoCs may have multiple clusters with each cluster may have multiple
- ports. If some ports are reserved but higher ports are used for
- cores, count the reserved ports. This will allocate enough memory
- in spin table to properly handle all cores.
- config SYS_CCSRBAR_DEFAULT
- hex "Default CCSRBAR address"
- default 0xff700000 if ARCH_BSC9131 || \
- ARCH_BSC9132 || \
- ARCH_C29X || \
- ARCH_MPC8536 || \
- ARCH_MPC8540 || \
- ARCH_MPC8541 || \
- ARCH_MPC8544 || \
- ARCH_MPC8548 || \
- ARCH_MPC8555 || \
- ARCH_MPC8560 || \
- ARCH_MPC8568 || \
- ARCH_MPC8569 || \
- ARCH_MPC8572 || \
- ARCH_P1010 || \
- ARCH_P1011 || \
- ARCH_P1020 || \
- ARCH_P1021 || \
- ARCH_P1022 || \
- ARCH_P1024 || \
- ARCH_P1025 || \
- ARCH_P2020
- default 0xff600000 if ARCH_P1023
- default 0xfe000000 if ARCH_B4420 || \
- ARCH_B4860 || \
- ARCH_P2041 || \
- ARCH_P3041 || \
- ARCH_P4080 || \
- ARCH_P5020 || \
- ARCH_P5040 || \
- ARCH_T1023 || \
- ARCH_T1024 || \
- ARCH_T1040 || \
- ARCH_T1042 || \
- ARCH_T2080 || \
- ARCH_T2081 || \
- ARCH_T4160 || \
- ARCH_T4240
- default 0xe0000000 if ARCH_QEMU_E500
- help
- Default value of CCSRBAR comes from power-on-reset. It
- is fixed on each SoC. Some SoCs can have different value
- if changed by pre-boot regime. The value here must match
- the current value in SoC. If not sure, do not change.
- config SYS_FSL_ERRATUM_A004468
- bool
- config SYS_FSL_ERRATUM_A004477
- bool
- config SYS_FSL_ERRATUM_A004508
- bool
- config SYS_FSL_ERRATUM_A004580
- bool
- config SYS_FSL_ERRATUM_A004699
- bool
- config SYS_FSL_ERRATUM_A004849
- bool
- config SYS_FSL_ERRATUM_A004510
- bool
- config SYS_FSL_ERRATUM_A004510_SVR_REV
- hex
- depends on SYS_FSL_ERRATUM_A004510
- default 0x20 if ARCH_P4080
- default 0x10
- config SYS_FSL_ERRATUM_A004510_SVR_REV2
- hex
- depends on (SYS_FSL_ERRATUM_A004510 && (ARCH_P2041 || ARCH_P3041))
- default 0x11
- config SYS_FSL_ERRATUM_A005125
- bool
- config SYS_FSL_ERRATUM_A005434
- bool
- config SYS_FSL_ERRATUM_A005812
- bool
- config SYS_FSL_ERRATUM_A005871
- bool
- config SYS_FSL_ERRATUM_A005275
- bool
- config SYS_FSL_ERRATUM_A006261
- bool
- config SYS_FSL_ERRATUM_A006379
- bool
- config SYS_FSL_ERRATUM_A006384
- bool
- config SYS_FSL_ERRATUM_A006475
- bool
- config SYS_FSL_ERRATUM_A006593
- bool
- config SYS_FSL_ERRATUM_A007075
- bool
- config SYS_FSL_ERRATUM_A007186
- bool
- config SYS_FSL_ERRATUM_A007212
- bool
- config SYS_FSL_ERRATUM_A007815
- bool
- config SYS_FSL_ERRATUM_A007798
- bool
- config SYS_FSL_ERRATUM_A007907
- bool
- config SYS_FSL_ERRATUM_A008044
- bool
- config SYS_FSL_ERRATUM_CPC_A002
- bool
- config SYS_FSL_ERRATUM_CPC_A003
- bool
- config SYS_FSL_ERRATUM_CPU_A003999
- bool
- config SYS_FSL_ERRATUM_ELBC_A001
- bool
- config SYS_FSL_ERRATUM_I2C_A004447
- bool
- config SYS_FSL_A004447_SVR_REV
- hex
- depends on SYS_FSL_ERRATUM_I2C_A004447
- default 0x00 if ARCH_MPC8548
- default 0x10 if ARCH_P1010
- default 0x11 if ARCH_P1023 || ARCH_P2041 || ARCH_BSC9132
- default 0x20 if ARCH_P3041 || ARCH_P4080 || ARCH_P5020
- config SYS_FSL_ERRATUM_IFC_A002769
- bool
- config SYS_FSL_ERRATUM_IFC_A003399
- bool
- config SYS_FSL_ERRATUM_NMG_CPU_A011
- bool
- config SYS_FSL_ERRATUM_NMG_ETSEC129
- bool
- config SYS_FSL_ERRATUM_NMG_LBC103
- bool
- config SYS_FSL_ERRATUM_P1010_A003549
- bool
- config SYS_FSL_ERRATUM_SATA_A001
- bool
- config SYS_FSL_ERRATUM_SEC_A003571
- bool
- config SYS_FSL_ERRATUM_SRIO_A004034
- bool
- config SYS_FSL_ERRATUM_USB14
- bool
- config SYS_P4080_ERRATUM_CPU22
- bool
- config SYS_P4080_ERRATUM_PCIE_A003
- bool
- config SYS_P4080_ERRATUM_SERDES8
- bool
- config SYS_P4080_ERRATUM_SERDES9
- bool
- config SYS_P4080_ERRATUM_SERDES_A001
- bool
- config SYS_P4080_ERRATUM_SERDES_A005
- bool
- config SYS_FSL_QORIQ_CHASSIS1
- bool
- config SYS_FSL_QORIQ_CHASSIS2
- bool
- config SYS_FSL_NUM_LAWS
- int "Number of local access windows"
- depends on FSL_LAW
- default 32 if ARCH_B4420 || \
- ARCH_B4860 || \
- ARCH_P2041 || \
- ARCH_P3041 || \
- ARCH_P4080 || \
- ARCH_P5020 || \
- ARCH_P5040 || \
- ARCH_T2080 || \
- ARCH_T2081 || \
- ARCH_T4160 || \
- ARCH_T4240
- default 16 if ARCH_T1023 || \
- ARCH_T1024 || \
- ARCH_T1040 || \
- ARCH_T1042
- default 12 if ARCH_BSC9131 || \
- ARCH_BSC9132 || \
- ARCH_C29X || \
- ARCH_MPC8536 || \
- ARCH_MPC8572 || \
- ARCH_P1010 || \
- ARCH_P1011 || \
- ARCH_P1020 || \
- ARCH_P1021 || \
- ARCH_P1022 || \
- ARCH_P1023 || \
- ARCH_P1024 || \
- ARCH_P1025 || \
- ARCH_P2020
- default 10 if ARCH_MPC8544 || \
- ARCH_MPC8548 || \
- ARCH_MPC8568 || \
- ARCH_MPC8569
- default 8 if ARCH_MPC8540 || \
- ARCH_MPC8541 || \
- ARCH_MPC8555 || \
- ARCH_MPC8560
- help
- Number of local access windows. This is fixed per SoC.
- If not sure, do not change.
- config SYS_FSL_THREADS_PER_CORE
- int
- default 2 if E6500
- default 1
- config SYS_NUM_TLBCAMS
- int "Number of TLB CAM entries"
- default 64 if E500MC
- default 16
- help
- Number of TLB CAM entries for Book-E chips. 64 for E500MC,
- 16 for other E500 SoCs.
- config SYS_PPC64
- bool
- config SYS_PPC_E500_USE_DEBUG_TLB
- bool
- config FSL_IFC
- bool
- config FSL_ELBC
- bool
- config SYS_PPC_E500_DEBUG_TLB
- int "Temporary TLB entry for external debugger"
- depends on SYS_PPC_E500_USE_DEBUG_TLB
- default 0 if ARCH_MPC8544 || ARCH_MPC8548
- default 1 if ARCH_MPC8536
- default 2 if ARCH_MPC8572 || \
- ARCH_P1011 || \
- ARCH_P1020 || \
- ARCH_P1021 || \
- ARCH_P1022 || \
- ARCH_P1024 || \
- ARCH_P1025 || \
- ARCH_P2020
- default 3 if ARCH_P1010 || \
- ARCH_BSC9132 || \
- ARCH_C29X
- help
- Select a temporary TLB entry to be used during boot to work
- around limitations in e500v1 and e500v2 external debugger
- support. This reduces the portions of the boot code where
- breakpoints and single stepping do not work. The value of this
- symbol should be set to the TLB1 entry to be used for this
- purpose. If unsure, do not change.
- config SYS_FSL_IFC_CLK_DIV
- int "Divider of platform clock"
- depends on FSL_IFC
- default 2 if ARCH_B4420 || \
- ARCH_B4860 || \
- ARCH_T1024 || \
- ARCH_T1023 || \
- ARCH_T1040 || \
- ARCH_T1042 || \
- ARCH_T4160 || \
- ARCH_T4240
- default 1
- help
- Defines divider of platform clock(clock input to
- IFC controller).
- config SYS_FSL_LBC_CLK_DIV
- int "Divider of platform clock"
- depends on FSL_ELBC || ARCH_MPC8540 || \
- ARCH_MPC8548 || ARCH_MPC8541 || \
- ARCH_MPC8555 || ARCH_MPC8560 || \
- ARCH_MPC8568
- default 2 if ARCH_P2041 || \
- ARCH_P3041 || \
- ARCH_P4080 || \
- ARCH_P5020 || \
- ARCH_P5040
- default 1
- help
- Defines divider of platform clock(clock input to
- eLBC controller).
- source "board/freescale/b4860qds/Kconfig"
- source "board/freescale/bsc9131rdb/Kconfig"
- source "board/freescale/bsc9132qds/Kconfig"
- source "board/freescale/c29xpcie/Kconfig"
- source "board/freescale/corenet_ds/Kconfig"
- source "board/freescale/mpc8536ds/Kconfig"
- source "board/freescale/mpc8541cds/Kconfig"
- source "board/freescale/mpc8544ds/Kconfig"
- source "board/freescale/mpc8548cds/Kconfig"
- source "board/freescale/mpc8555cds/Kconfig"
- source "board/freescale/mpc8568mds/Kconfig"
- source "board/freescale/mpc8569mds/Kconfig"
- source "board/freescale/mpc8572ds/Kconfig"
- source "board/freescale/p1010rdb/Kconfig"
- source "board/freescale/p1022ds/Kconfig"
- source "board/freescale/p1023rdb/Kconfig"
- source "board/freescale/p1_p2_rdb_pc/Kconfig"
- source "board/freescale/p1_twr/Kconfig"
- source "board/freescale/p2041rdb/Kconfig"
- source "board/freescale/qemu-ppce500/Kconfig"
- source "board/freescale/t102xqds/Kconfig"
- source "board/freescale/t102xrdb/Kconfig"
- source "board/freescale/t1040qds/Kconfig"
- source "board/freescale/t104xrdb/Kconfig"
- source "board/freescale/t208xqds/Kconfig"
- source "board/freescale/t208xrdb/Kconfig"
- source "board/freescale/t4qds/Kconfig"
- source "board/freescale/t4rdb/Kconfig"
- source "board/gdsys/p1022/Kconfig"
- source "board/keymile/kmp204x/Kconfig"
- source "board/sbc8548/Kconfig"
- source "board/socrates/Kconfig"
- source "board/varisys/cyrus/Kconfig"
- source "board/xes/xpedite520x/Kconfig"
- source "board/xes/xpedite537x/Kconfig"
- source "board/xes/xpedite550x/Kconfig"
- source "board/Arcturus/ucp1020/Kconfig"
- endmenu
|