mx6sabreauto.c 27 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2012 Freescale Semiconductor, Inc.
  4. *
  5. * Author: Fabio Estevam <fabio.estevam@freescale.com>
  6. */
  7. #include <common.h>
  8. #include <image.h>
  9. #include <init.h>
  10. #include <net.h>
  11. #include <asm/io.h>
  12. #include <asm/arch/clock.h>
  13. #include <asm/arch/imx-regs.h>
  14. #include <asm/arch/iomux.h>
  15. #include <asm/arch/mx6-pins.h>
  16. #include <env.h>
  17. #include <linux/errno.h>
  18. #include <asm/gpio.h>
  19. #include <asm/mach-imx/iomux-v3.h>
  20. #include <asm/mach-imx/mxc_i2c.h>
  21. #include <asm/mach-imx/boot_mode.h>
  22. #include <asm/mach-imx/spi.h>
  23. #include <mmc.h>
  24. #include <fsl_esdhc_imx.h>
  25. #include <miiphy.h>
  26. #include <asm/arch/sys_proto.h>
  27. #include <i2c.h>
  28. #include <input.h>
  29. #include <asm/arch/mxc_hdmi.h>
  30. #include <asm/mach-imx/video.h>
  31. #include <asm/arch/crm_regs.h>
  32. #include <pca953x.h>
  33. #include <power/pmic.h>
  34. #include <power/pfuze100_pmic.h>
  35. #include "../common/pfuze.h"
  36. DECLARE_GLOBAL_DATA_PTR;
  37. #define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
  38. PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
  39. PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  40. #define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | \
  41. PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
  42. PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  43. #define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
  44. PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
  45. #define I2C_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
  46. PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
  47. PAD_CTL_ODE | PAD_CTL_SRE_FAST)
  48. #define GPMI_PAD_CTRL0 (PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_PUS_100K_UP)
  49. #define GPMI_PAD_CTRL1 (PAD_CTL_DSE_40ohm | PAD_CTL_SPEED_MED | \
  50. PAD_CTL_SRE_FAST)
  51. #define GPMI_PAD_CTRL2 (GPMI_PAD_CTRL0 | GPMI_PAD_CTRL1)
  52. #define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
  53. #define WEIM_NOR_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  54. PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
  55. PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
  56. #define I2C_PMIC 1
  57. int dram_init(void)
  58. {
  59. gd->ram_size = imx_ddr_size();
  60. return 0;
  61. }
  62. static iomux_v3_cfg_t const uart4_pads[] = {
  63. IOMUX_PADS(PAD_KEY_COL0__UART4_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
  64. IOMUX_PADS(PAD_KEY_ROW0__UART4_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
  65. };
  66. /* I2C2 PMIC, iPod, Tuner, Codec, Touch, HDMI EDID, MIPI CSI2 card */
  67. static struct i2c_pads_info mx6q_i2c_pad_info1 = {
  68. .scl = {
  69. .i2c_mode = MX6Q_PAD_EIM_EB2__I2C2_SCL | PC,
  70. .gpio_mode = MX6Q_PAD_EIM_EB2__GPIO2_IO30 | PC,
  71. .gp = IMX_GPIO_NR(2, 30)
  72. },
  73. .sda = {
  74. .i2c_mode = MX6Q_PAD_KEY_ROW3__I2C2_SDA | PC,
  75. .gpio_mode = MX6Q_PAD_KEY_ROW3__GPIO4_IO13 | PC,
  76. .gp = IMX_GPIO_NR(4, 13)
  77. }
  78. };
  79. static struct i2c_pads_info mx6dl_i2c_pad_info1 = {
  80. .scl = {
  81. .i2c_mode = MX6DL_PAD_EIM_EB2__I2C2_SCL | PC,
  82. .gpio_mode = MX6DL_PAD_EIM_EB2__GPIO2_IO30 | PC,
  83. .gp = IMX_GPIO_NR(2, 30)
  84. },
  85. .sda = {
  86. .i2c_mode = MX6DL_PAD_KEY_ROW3__I2C2_SDA | PC,
  87. .gpio_mode = MX6DL_PAD_KEY_ROW3__GPIO4_IO13 | PC,
  88. .gp = IMX_GPIO_NR(4, 13)
  89. }
  90. };
  91. #ifndef CONFIG_SYS_FLASH_CFI
  92. /*
  93. * I2C3 MLB, Port Expanders (A, B, C), Video ADC, Light Sensor,
  94. * Compass Sensor, Accelerometer, Res Touch
  95. */
  96. static struct i2c_pads_info mx6q_i2c_pad_info2 = {
  97. .scl = {
  98. .i2c_mode = MX6Q_PAD_GPIO_3__I2C3_SCL | PC,
  99. .gpio_mode = MX6Q_PAD_GPIO_3__GPIO1_IO03 | PC,
  100. .gp = IMX_GPIO_NR(1, 3)
  101. },
  102. .sda = {
  103. .i2c_mode = MX6Q_PAD_EIM_D18__I2C3_SDA | PC,
  104. .gpio_mode = MX6Q_PAD_EIM_D18__GPIO3_IO18 | PC,
  105. .gp = IMX_GPIO_NR(3, 18)
  106. }
  107. };
  108. static struct i2c_pads_info mx6dl_i2c_pad_info2 = {
  109. .scl = {
  110. .i2c_mode = MX6DL_PAD_GPIO_3__I2C3_SCL | PC,
  111. .gpio_mode = MX6DL_PAD_GPIO_3__GPIO1_IO03 | PC,
  112. .gp = IMX_GPIO_NR(1, 3)
  113. },
  114. .sda = {
  115. .i2c_mode = MX6DL_PAD_EIM_D18__I2C3_SDA | PC,
  116. .gpio_mode = MX6DL_PAD_EIM_D18__GPIO3_IO18 | PC,
  117. .gp = IMX_GPIO_NR(3, 18)
  118. }
  119. };
  120. #endif
  121. static iomux_v3_cfg_t const i2c3_pads[] = {
  122. IOMUX_PADS(PAD_EIM_A24__GPIO5_IO04 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  123. };
  124. static iomux_v3_cfg_t const port_exp[] = {
  125. IOMUX_PADS(PAD_SD2_DAT0__GPIO1_IO15 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  126. };
  127. #ifdef CONFIG_MTD_NOR_FLASH
  128. static iomux_v3_cfg_t const eimnor_pads[] = {
  129. IOMUX_PADS(PAD_EIM_D16__EIM_DATA16 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  130. IOMUX_PADS(PAD_EIM_D17__EIM_DATA17 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  131. IOMUX_PADS(PAD_EIM_D18__EIM_DATA18 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  132. IOMUX_PADS(PAD_EIM_D19__EIM_DATA19 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  133. IOMUX_PADS(PAD_EIM_D20__EIM_DATA20 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  134. IOMUX_PADS(PAD_EIM_D21__EIM_DATA21 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  135. IOMUX_PADS(PAD_EIM_D22__EIM_DATA22 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  136. IOMUX_PADS(PAD_EIM_D23__EIM_DATA23 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  137. IOMUX_PADS(PAD_EIM_D24__EIM_DATA24 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  138. IOMUX_PADS(PAD_EIM_D25__EIM_DATA25 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  139. IOMUX_PADS(PAD_EIM_D26__EIM_DATA26 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  140. IOMUX_PADS(PAD_EIM_D27__EIM_DATA27 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  141. IOMUX_PADS(PAD_EIM_D28__EIM_DATA28 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  142. IOMUX_PADS(PAD_EIM_D29__EIM_DATA29 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  143. IOMUX_PADS(PAD_EIM_D30__EIM_DATA30 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  144. IOMUX_PADS(PAD_EIM_D31__EIM_DATA31 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  145. IOMUX_PADS(PAD_EIM_DA0__EIM_AD00 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  146. IOMUX_PADS(PAD_EIM_DA1__EIM_AD01 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  147. IOMUX_PADS(PAD_EIM_DA2__EIM_AD02 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  148. IOMUX_PADS(PAD_EIM_DA3__EIM_AD03 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  149. IOMUX_PADS(PAD_EIM_DA4__EIM_AD04 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  150. IOMUX_PADS(PAD_EIM_DA5__EIM_AD05 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  151. IOMUX_PADS(PAD_EIM_DA6__EIM_AD06 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  152. IOMUX_PADS(PAD_EIM_DA7__EIM_AD07 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  153. IOMUX_PADS(PAD_EIM_DA8__EIM_AD08 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  154. IOMUX_PADS(PAD_EIM_DA9__EIM_AD09 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  155. IOMUX_PADS(PAD_EIM_DA10__EIM_AD10 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  156. IOMUX_PADS(PAD_EIM_DA11__EIM_AD11 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  157. IOMUX_PADS(PAD_EIM_DA12__EIM_AD12 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  158. IOMUX_PADS(PAD_EIM_DA13__EIM_AD13 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  159. IOMUX_PADS(PAD_EIM_DA14__EIM_AD14 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  160. IOMUX_PADS(PAD_EIM_DA15__EIM_AD15 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  161. IOMUX_PADS(PAD_EIM_A16__EIM_ADDR16 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  162. IOMUX_PADS(PAD_EIM_A17__EIM_ADDR17 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  163. IOMUX_PADS(PAD_EIM_A18__EIM_ADDR18 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  164. IOMUX_PADS(PAD_EIM_A19__EIM_ADDR19 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  165. IOMUX_PADS(PAD_EIM_A20__EIM_ADDR20 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  166. IOMUX_PADS(PAD_EIM_A21__EIM_ADDR21 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  167. IOMUX_PADS(PAD_EIM_A22__EIM_ADDR22 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  168. IOMUX_PADS(PAD_EIM_A23__EIM_ADDR23 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  169. IOMUX_PADS(PAD_EIM_OE__EIM_OE_B | MUX_PAD_CTRL(NO_PAD_CTRL)),
  170. IOMUX_PADS(PAD_EIM_RW__EIM_RW | MUX_PAD_CTRL(NO_PAD_CTRL)),
  171. IOMUX_PADS(PAD_EIM_CS0__EIM_CS0_B | MUX_PAD_CTRL(NO_PAD_CTRL)),
  172. };
  173. static void eimnor_cs_setup(void)
  174. {
  175. struct weim *weim_regs = (struct weim *)WEIM_BASE_ADDR;
  176. writel(0x00020181, &weim_regs->cs0gcr1);
  177. writel(0x00000001, &weim_regs->cs0gcr2);
  178. writel(0x0a020000, &weim_regs->cs0rcr1);
  179. writel(0x0000c000, &weim_regs->cs0rcr2);
  180. writel(0x0804a240, &weim_regs->cs0wcr1);
  181. writel(0x00000120, &weim_regs->wcr);
  182. set_chipselect_size(CS0_128);
  183. }
  184. static void eim_clk_setup(void)
  185. {
  186. struct mxc_ccm_reg *imx_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  187. int cscmr1, ccgr6;
  188. /* Turn off EIM clock */
  189. ccgr6 = readl(&imx_ccm->CCGR6);
  190. ccgr6 &= ~(0x3 << 10);
  191. writel(ccgr6, &imx_ccm->CCGR6);
  192. /*
  193. * Configure clk_eim_slow_sel = 00 --> derive clock from AXI clk root
  194. * and aclk_eim_slow_podf = 01 --> divide by 2
  195. * so that we can have EIM at the maximum clock of 132MHz
  196. */
  197. cscmr1 = readl(&imx_ccm->cscmr1);
  198. cscmr1 &= ~(MXC_CCM_CSCMR1_ACLK_EMI_SLOW_MASK |
  199. MXC_CCM_CSCMR1_ACLK_EMI_SLOW_PODF_MASK);
  200. cscmr1 |= (1 << MXC_CCM_CSCMR1_ACLK_EMI_SLOW_PODF_OFFSET);
  201. writel(cscmr1, &imx_ccm->cscmr1);
  202. /* Turn on EIM clock */
  203. ccgr6 |= (0x3 << 10);
  204. writel(ccgr6, &imx_ccm->CCGR6);
  205. }
  206. static void setup_iomux_eimnor(void)
  207. {
  208. SETUP_IOMUX_PADS(eimnor_pads);
  209. gpio_direction_output(IMX_GPIO_NR(5, 4), 0);
  210. eimnor_cs_setup();
  211. }
  212. #endif
  213. static iomux_v3_cfg_t const usdhc3_pads[] = {
  214. IOMUX_PADS(PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  215. IOMUX_PADS(PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  216. IOMUX_PADS(PAD_SD3_DAT0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  217. IOMUX_PADS(PAD_SD3_DAT1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  218. IOMUX_PADS(PAD_SD3_DAT2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  219. IOMUX_PADS(PAD_SD3_DAT3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  220. IOMUX_PADS(PAD_SD3_DAT4__SD3_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  221. IOMUX_PADS(PAD_SD3_DAT5__SD3_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  222. IOMUX_PADS(PAD_SD3_DAT6__SD3_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  223. IOMUX_PADS(PAD_SD3_DAT7__SD3_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  224. IOMUX_PADS(PAD_GPIO_18__SD3_VSELECT | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  225. IOMUX_PADS(PAD_NANDF_CS2__GPIO6_IO15 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  226. };
  227. static void setup_iomux_uart(void)
  228. {
  229. SETUP_IOMUX_PADS(uart4_pads);
  230. }
  231. #ifdef CONFIG_FSL_ESDHC_IMX
  232. static struct fsl_esdhc_cfg usdhc_cfg[1] = {
  233. {USDHC3_BASE_ADDR},
  234. };
  235. int board_mmc_getcd(struct mmc *mmc)
  236. {
  237. gpio_direction_input(IMX_GPIO_NR(6, 15));
  238. return !gpio_get_value(IMX_GPIO_NR(6, 15));
  239. }
  240. int board_mmc_init(bd_t *bis)
  241. {
  242. SETUP_IOMUX_PADS(usdhc3_pads);
  243. usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
  244. return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
  245. }
  246. #endif
  247. #ifdef CONFIG_NAND_MXS
  248. static iomux_v3_cfg_t gpmi_pads[] = {
  249. IOMUX_PADS(PAD_NANDF_CLE__NAND_CLE | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  250. IOMUX_PADS(PAD_NANDF_ALE__NAND_ALE | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  251. IOMUX_PADS(PAD_NANDF_WP_B__NAND_WP_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  252. IOMUX_PADS(PAD_NANDF_RB0__NAND_READY_B | MUX_PAD_CTRL(GPMI_PAD_CTRL0)),
  253. IOMUX_PADS(PAD_NANDF_CS0__NAND_CE0_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  254. IOMUX_PADS(PAD_SD4_CMD__NAND_RE_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  255. IOMUX_PADS(PAD_SD4_CLK__NAND_WE_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  256. IOMUX_PADS(PAD_NANDF_D0__NAND_DATA00 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  257. IOMUX_PADS(PAD_NANDF_D1__NAND_DATA01 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  258. IOMUX_PADS(PAD_NANDF_D2__NAND_DATA02 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  259. IOMUX_PADS(PAD_NANDF_D3__NAND_DATA03 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  260. IOMUX_PADS(PAD_NANDF_D4__NAND_DATA04 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  261. IOMUX_PADS(PAD_NANDF_D5__NAND_DATA05 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  262. IOMUX_PADS(PAD_NANDF_D6__NAND_DATA06 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  263. IOMUX_PADS(PAD_NANDF_D7__NAND_DATA07 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
  264. IOMUX_PADS(PAD_SD4_DAT0__NAND_DQS | MUX_PAD_CTRL(GPMI_PAD_CTRL1)),
  265. };
  266. static void setup_gpmi_nand(void)
  267. {
  268. struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  269. /* config gpmi nand iomux */
  270. SETUP_IOMUX_PADS(gpmi_pads);
  271. setup_gpmi_io_clk((MXC_CCM_CS2CDR_ENFC_CLK_PODF(0) |
  272. MXC_CCM_CS2CDR_ENFC_CLK_PRED(3) |
  273. MXC_CCM_CS2CDR_ENFC_CLK_SEL(3)));
  274. /* enable apbh clock gating */
  275. setbits_le32(&mxc_ccm->CCGR0, MXC_CCM_CCGR0_APBHDMA_MASK);
  276. }
  277. #endif
  278. u32 get_board_rev(void)
  279. {
  280. int rev = nxp_board_rev();
  281. return (get_cpu_rev() & ~(0xF << 8)) | rev;
  282. }
  283. static int ar8031_phy_fixup(struct phy_device *phydev)
  284. {
  285. unsigned short val;
  286. /* To enable AR8031 ouput a 125MHz clk from CLK_25M */
  287. phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x7);
  288. phy_write(phydev, MDIO_DEVAD_NONE, 0xe, 0x8016);
  289. phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x4007);
  290. val = phy_read(phydev, MDIO_DEVAD_NONE, 0xe);
  291. val &= 0xffe3;
  292. val |= 0x18;
  293. phy_write(phydev, MDIO_DEVAD_NONE, 0xe, val);
  294. /* introduce tx clock delay */
  295. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x5);
  296. val = phy_read(phydev, MDIO_DEVAD_NONE, 0x1e);
  297. val |= 0x0100;
  298. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, val);
  299. return 0;
  300. }
  301. int board_phy_config(struct phy_device *phydev)
  302. {
  303. ar8031_phy_fixup(phydev);
  304. if (phydev->drv->config)
  305. phydev->drv->config(phydev);
  306. return 0;
  307. }
  308. #if defined(CONFIG_VIDEO_IPUV3)
  309. static void disable_lvds(struct display_info_t const *dev)
  310. {
  311. struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
  312. clrbits_le32(&iomux->gpr[2],
  313. IOMUXC_GPR2_LVDS_CH0_MODE_MASK |
  314. IOMUXC_GPR2_LVDS_CH1_MODE_MASK);
  315. }
  316. static void do_enable_hdmi(struct display_info_t const *dev)
  317. {
  318. disable_lvds(dev);
  319. imx_enable_hdmi_phy();
  320. }
  321. struct display_info_t const displays[] = {{
  322. .bus = -1,
  323. .addr = 0,
  324. .pixfmt = IPU_PIX_FMT_RGB666,
  325. .detect = NULL,
  326. .enable = NULL,
  327. .mode = {
  328. .name = "Hannstar-XGA",
  329. .refresh = 60,
  330. .xres = 1024,
  331. .yres = 768,
  332. .pixclock = 15385,
  333. .left_margin = 220,
  334. .right_margin = 40,
  335. .upper_margin = 21,
  336. .lower_margin = 7,
  337. .hsync_len = 60,
  338. .vsync_len = 10,
  339. .sync = FB_SYNC_EXT,
  340. .vmode = FB_VMODE_NONINTERLACED
  341. } }, {
  342. .bus = -1,
  343. .addr = 0,
  344. .pixfmt = IPU_PIX_FMT_RGB24,
  345. .detect = detect_hdmi,
  346. .enable = do_enable_hdmi,
  347. .mode = {
  348. .name = "HDMI",
  349. .refresh = 60,
  350. .xres = 1024,
  351. .yres = 768,
  352. .pixclock = 15385,
  353. .left_margin = 220,
  354. .right_margin = 40,
  355. .upper_margin = 21,
  356. .lower_margin = 7,
  357. .hsync_len = 60,
  358. .vsync_len = 10,
  359. .sync = FB_SYNC_EXT,
  360. .vmode = FB_VMODE_NONINTERLACED,
  361. } } };
  362. size_t display_count = ARRAY_SIZE(displays);
  363. iomux_v3_cfg_t const backlight_pads[] = {
  364. IOMUX_PADS(PAD_SD4_DAT1__GPIO2_IO09 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  365. };
  366. static void setup_iomux_backlight(void)
  367. {
  368. gpio_request(IMX_GPIO_NR(2, 9), "backlight");
  369. gpio_direction_output(IMX_GPIO_NR(2, 9), 1);
  370. SETUP_IOMUX_PADS(backlight_pads);
  371. }
  372. static void setup_display(void)
  373. {
  374. struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  375. struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
  376. int reg;
  377. setup_iomux_backlight();
  378. enable_ipu_clock();
  379. imx_setup_hdmi();
  380. /* Turn on LDB_DI0 and LDB_DI1 clocks */
  381. reg = readl(&mxc_ccm->CCGR3);
  382. reg |= MXC_CCM_CCGR3_LDB_DI0_MASK | MXC_CCM_CCGR3_LDB_DI1_MASK;
  383. writel(reg, &mxc_ccm->CCGR3);
  384. /* Set LDB_DI0 and LDB_DI1 clk select to 3b'011 */
  385. reg = readl(&mxc_ccm->cs2cdr);
  386. reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK |
  387. MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_MASK);
  388. reg |= (3 << MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_OFFSET) |
  389. (3 << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET);
  390. writel(reg, &mxc_ccm->cs2cdr);
  391. reg = readl(&mxc_ccm->cscmr2);
  392. reg |= MXC_CCM_CSCMR2_LDB_DI0_IPU_DIV | MXC_CCM_CSCMR2_LDB_DI1_IPU_DIV;
  393. writel(reg, &mxc_ccm->cscmr2);
  394. reg = readl(&mxc_ccm->chsccdr);
  395. reg |= (CHSCCDR_CLK_SEL_LDB_DI0
  396. << MXC_CCM_CHSCCDR_IPU1_DI0_CLK_SEL_OFFSET);
  397. reg |= (CHSCCDR_CLK_SEL_LDB_DI0 <<
  398. MXC_CCM_CHSCCDR_IPU1_DI1_CLK_SEL_OFFSET);
  399. writel(reg, &mxc_ccm->chsccdr);
  400. reg = IOMUXC_GPR2_DI1_VS_POLARITY_ACTIVE_LOW |
  401. IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_LOW |
  402. IOMUXC_GPR2_BIT_MAPPING_CH1_SPWG |
  403. IOMUXC_GPR2_DATA_WIDTH_CH1_18BIT |
  404. IOMUXC_GPR2_BIT_MAPPING_CH0_SPWG |
  405. IOMUXC_GPR2_DATA_WIDTH_CH0_18BIT |
  406. IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0 |
  407. IOMUXC_GPR2_LVDS_CH1_MODE_DISABLED;
  408. writel(reg, &iomux->gpr[2]);
  409. reg = readl(&iomux->gpr[3]);
  410. reg &= ~(IOMUXC_GPR3_LVDS0_MUX_CTL_MASK |
  411. IOMUXC_GPR3_HDMI_MUX_CTL_MASK);
  412. reg |= (IOMUXC_GPR3_MUX_SRC_IPU1_DI0 <<
  413. IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET) |
  414. (IOMUXC_GPR3_MUX_SRC_IPU1_DI0 <<
  415. IOMUXC_GPR3_HDMI_MUX_CTL_OFFSET);
  416. writel(reg, &iomux->gpr[3]);
  417. }
  418. #endif /* CONFIG_VIDEO_IPUV3 */
  419. /*
  420. * Do not overwrite the console
  421. * Use always serial for U-Boot console
  422. */
  423. int overwrite_console(void)
  424. {
  425. return 1;
  426. }
  427. int board_early_init_f(void)
  428. {
  429. setup_iomux_uart();
  430. #ifdef CONFIG_NAND_MXS
  431. setup_gpmi_nand();
  432. #endif
  433. #ifdef CONFIG_MTD_NOR_FLASH
  434. eim_clk_setup();
  435. #endif
  436. return 0;
  437. }
  438. int board_init(void)
  439. {
  440. /* address of boot parameters */
  441. gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  442. /* I2C 2 and 3 setup - I2C 3 hw mux with EIM */
  443. if (is_mx6dq() || is_mx6dqp())
  444. setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &mx6q_i2c_pad_info1);
  445. else
  446. setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &mx6dl_i2c_pad_info1);
  447. /* I2C 3 Steer */
  448. gpio_request(IMX_GPIO_NR(5, 4), "steer logic");
  449. gpio_direction_output(IMX_GPIO_NR(5, 4), 1);
  450. SETUP_IOMUX_PADS(i2c3_pads);
  451. #ifndef CONFIG_SYS_FLASH_CFI
  452. if (is_mx6dq() || is_mx6dqp())
  453. setup_i2c(2, CONFIG_SYS_I2C_SPEED, 0x7f, &mx6q_i2c_pad_info2);
  454. else
  455. setup_i2c(2, CONFIG_SYS_I2C_SPEED, 0x7f, &mx6dl_i2c_pad_info2);
  456. #endif
  457. gpio_request(IMX_GPIO_NR(1, 15), "expander en");
  458. gpio_direction_output(IMX_GPIO_NR(1, 15), 1);
  459. SETUP_IOMUX_PADS(port_exp);
  460. #ifdef CONFIG_VIDEO_IPUV3
  461. setup_display();
  462. #endif
  463. #ifdef CONFIG_MTD_NOR_FLASH
  464. setup_iomux_eimnor();
  465. #endif
  466. return 0;
  467. }
  468. #ifdef CONFIG_MXC_SPI
  469. int board_spi_cs_gpio(unsigned bus, unsigned cs)
  470. {
  471. return (bus == 0 && cs == 0) ? (IMX_GPIO_NR(4, 9)) : -1;
  472. }
  473. #endif
  474. int power_init_board(void)
  475. {
  476. struct pmic *p;
  477. unsigned int value;
  478. p = pfuze_common_init(I2C_PMIC);
  479. if (!p)
  480. return -ENODEV;
  481. if (is_mx6dqp()) {
  482. /* set SW2 staby volatage 0.975V*/
  483. pmic_reg_read(p, PFUZE100_SW2STBY, &value);
  484. value &= ~0x3f;
  485. value |= 0x17;
  486. pmic_reg_write(p, PFUZE100_SW2STBY, value);
  487. }
  488. return pfuze_mode_init(p, APS_PFM);
  489. }
  490. #ifdef CONFIG_CMD_BMODE
  491. static const struct boot_mode board_boot_modes[] = {
  492. /* 4 bit bus width */
  493. {"mmc0", MAKE_CFGVAL(0x40, 0x30, 0x00, 0x00)},
  494. {NULL, 0},
  495. };
  496. #endif
  497. int board_late_init(void)
  498. {
  499. #ifdef CONFIG_CMD_BMODE
  500. add_board_boot_modes(board_boot_modes);
  501. #endif
  502. #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  503. env_set("board_name", "SABREAUTO");
  504. if (is_mx6dqp())
  505. env_set("board_rev", "MX6QP");
  506. else if (is_mx6dq())
  507. env_set("board_rev", "MX6Q");
  508. else if (is_mx6sdl())
  509. env_set("board_rev", "MX6DL");
  510. #endif
  511. return 0;
  512. }
  513. int checkboard(void)
  514. {
  515. printf("Board: MX6Q-Sabreauto rev%c\n", nxp_board_rev_string());
  516. return 0;
  517. }
  518. #ifdef CONFIG_USB_EHCI_MX6
  519. int board_ehci_hcd_init(int port)
  520. {
  521. switch (port) {
  522. case 0:
  523. /*
  524. * Set daisy chain for otg_pin_id on 6q.
  525. * For 6dl, this bit is reserved.
  526. */
  527. imx_iomux_set_gpr_register(1, 13, 1, 0);
  528. break;
  529. case 1:
  530. break;
  531. default:
  532. printf("MXC USB port %d not yet supported\n", port);
  533. return -EINVAL;
  534. }
  535. return 0;
  536. }
  537. #endif
  538. #ifdef CONFIG_SPL_BUILD
  539. #include <asm/arch/mx6-ddr.h>
  540. #include <spl.h>
  541. #include <linux/libfdt.h>
  542. #ifdef CONFIG_SPL_OS_BOOT
  543. int spl_start_uboot(void)
  544. {
  545. return 0;
  546. }
  547. #endif
  548. static void ccgr_init(void)
  549. {
  550. struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  551. writel(0x00C03F3F, &ccm->CCGR0);
  552. writel(0x0030FC03, &ccm->CCGR1);
  553. writel(0x0FFFC000, &ccm->CCGR2);
  554. writel(0x3FF00000, &ccm->CCGR3);
  555. writel(0x00FFF300, &ccm->CCGR4);
  556. writel(0x0F0000C3, &ccm->CCGR5);
  557. writel(0x000003FF, &ccm->CCGR6);
  558. }
  559. static int mx6q_dcd_table[] = {
  560. 0x020e0798, 0x000C0000,
  561. 0x020e0758, 0x00000000,
  562. 0x020e0588, 0x00000030,
  563. 0x020e0594, 0x00000030,
  564. 0x020e056c, 0x00000030,
  565. 0x020e0578, 0x00000030,
  566. 0x020e074c, 0x00000030,
  567. 0x020e057c, 0x00000030,
  568. 0x020e058c, 0x00000000,
  569. 0x020e059c, 0x00000030,
  570. 0x020e05a0, 0x00000030,
  571. 0x020e078c, 0x00000030,
  572. 0x020e0750, 0x00020000,
  573. 0x020e05a8, 0x00000028,
  574. 0x020e05b0, 0x00000028,
  575. 0x020e0524, 0x00000028,
  576. 0x020e051c, 0x00000028,
  577. 0x020e0518, 0x00000028,
  578. 0x020e050c, 0x00000028,
  579. 0x020e05b8, 0x00000028,
  580. 0x020e05c0, 0x00000028,
  581. 0x020e0774, 0x00020000,
  582. 0x020e0784, 0x00000028,
  583. 0x020e0788, 0x00000028,
  584. 0x020e0794, 0x00000028,
  585. 0x020e079c, 0x00000028,
  586. 0x020e07a0, 0x00000028,
  587. 0x020e07a4, 0x00000028,
  588. 0x020e07a8, 0x00000028,
  589. 0x020e0748, 0x00000028,
  590. 0x020e05ac, 0x00000028,
  591. 0x020e05b4, 0x00000028,
  592. 0x020e0528, 0x00000028,
  593. 0x020e0520, 0x00000028,
  594. 0x020e0514, 0x00000028,
  595. 0x020e0510, 0x00000028,
  596. 0x020e05bc, 0x00000028,
  597. 0x020e05c4, 0x00000028,
  598. 0x021b0800, 0xa1390003,
  599. 0x021b080c, 0x001F001F,
  600. 0x021b0810, 0x001F001F,
  601. 0x021b480c, 0x001F001F,
  602. 0x021b4810, 0x001F001F,
  603. 0x021b083c, 0x43260335,
  604. 0x021b0840, 0x031A030B,
  605. 0x021b483c, 0x4323033B,
  606. 0x021b4840, 0x0323026F,
  607. 0x021b0848, 0x483D4545,
  608. 0x021b4848, 0x44433E48,
  609. 0x021b0850, 0x41444840,
  610. 0x021b4850, 0x4835483E,
  611. 0x021b081c, 0x33333333,
  612. 0x021b0820, 0x33333333,
  613. 0x021b0824, 0x33333333,
  614. 0x021b0828, 0x33333333,
  615. 0x021b481c, 0x33333333,
  616. 0x021b4820, 0x33333333,
  617. 0x021b4824, 0x33333333,
  618. 0x021b4828, 0x33333333,
  619. 0x021b08b8, 0x00000800,
  620. 0x021b48b8, 0x00000800,
  621. 0x021b0004, 0x00020036,
  622. 0x021b0008, 0x09444040,
  623. 0x021b000c, 0x8A8F7955,
  624. 0x021b0010, 0xFF328F64,
  625. 0x021b0014, 0x01FF00DB,
  626. 0x021b0018, 0x00001740,
  627. 0x021b001c, 0x00008000,
  628. 0x021b002c, 0x000026d2,
  629. 0x021b0030, 0x008F1023,
  630. 0x021b0040, 0x00000047,
  631. 0x021b0000, 0x841A0000,
  632. 0x021b001c, 0x04088032,
  633. 0x021b001c, 0x00008033,
  634. 0x021b001c, 0x00048031,
  635. 0x021b001c, 0x09408030,
  636. 0x021b001c, 0x04008040,
  637. 0x021b0020, 0x00005800,
  638. 0x021b0818, 0x00011117,
  639. 0x021b4818, 0x00011117,
  640. 0x021b0004, 0x00025576,
  641. 0x021b0404, 0x00011006,
  642. 0x021b001c, 0x00000000,
  643. 0x020c4068, 0x00C03F3F,
  644. 0x020c406c, 0x0030FC03,
  645. 0x020c4070, 0x0FFFC000,
  646. 0x020c4074, 0x3FF00000,
  647. 0x020c4078, 0xFFFFF300,
  648. 0x020c407c, 0x0F0000F3,
  649. 0x020c4080, 0x00000FFF,
  650. 0x020e0010, 0xF00000CF,
  651. 0x020e0018, 0x007F007F,
  652. 0x020e001c, 0x007F007F,
  653. };
  654. static int mx6qp_dcd_table[] = {
  655. 0x020e0798, 0x000C0000,
  656. 0x020e0758, 0x00000000,
  657. 0x020e0588, 0x00000030,
  658. 0x020e0594, 0x00000030,
  659. 0x020e056c, 0x00000030,
  660. 0x020e0578, 0x00000030,
  661. 0x020e074c, 0x00000030,
  662. 0x020e057c, 0x00000030,
  663. 0x020e058c, 0x00000000,
  664. 0x020e059c, 0x00000030,
  665. 0x020e05a0, 0x00000030,
  666. 0x020e078c, 0x00000030,
  667. 0x020e0750, 0x00020000,
  668. 0x020e05a8, 0x00000030,
  669. 0x020e05b0, 0x00000030,
  670. 0x020e0524, 0x00000030,
  671. 0x020e051c, 0x00000030,
  672. 0x020e0518, 0x00000030,
  673. 0x020e050c, 0x00000030,
  674. 0x020e05b8, 0x00000030,
  675. 0x020e05c0, 0x00000030,
  676. 0x020e0774, 0x00020000,
  677. 0x020e0784, 0x00000030,
  678. 0x020e0788, 0x00000030,
  679. 0x020e0794, 0x00000030,
  680. 0x020e079c, 0x00000030,
  681. 0x020e07a0, 0x00000030,
  682. 0x020e07a4, 0x00000030,
  683. 0x020e07a8, 0x00000030,
  684. 0x020e0748, 0x00000030,
  685. 0x020e05ac, 0x00000030,
  686. 0x020e05b4, 0x00000030,
  687. 0x020e0528, 0x00000030,
  688. 0x020e0520, 0x00000030,
  689. 0x020e0514, 0x00000030,
  690. 0x020e0510, 0x00000030,
  691. 0x020e05bc, 0x00000030,
  692. 0x020e05c4, 0x00000030,
  693. 0x021b0800, 0xa1390003,
  694. 0x021b080c, 0x001b001e,
  695. 0x021b0810, 0x002e0029,
  696. 0x021b480c, 0x001b002a,
  697. 0x021b4810, 0x0019002c,
  698. 0x021b083c, 0x43240334,
  699. 0x021b0840, 0x0324031a,
  700. 0x021b483c, 0x43340344,
  701. 0x021b4840, 0x03280276,
  702. 0x021b0848, 0x44383A3E,
  703. 0x021b4848, 0x3C3C3846,
  704. 0x021b0850, 0x2e303230,
  705. 0x021b4850, 0x38283E34,
  706. 0x021b081c, 0x33333333,
  707. 0x021b0820, 0x33333333,
  708. 0x021b0824, 0x33333333,
  709. 0x021b0828, 0x33333333,
  710. 0x021b481c, 0x33333333,
  711. 0x021b4820, 0x33333333,
  712. 0x021b4824, 0x33333333,
  713. 0x021b4828, 0x33333333,
  714. 0x021b08c0, 0x24912492,
  715. 0x021b48c0, 0x24912492,
  716. 0x021b08b8, 0x00000800,
  717. 0x021b48b8, 0x00000800,
  718. 0x021b0004, 0x00020036,
  719. 0x021b0008, 0x09444040,
  720. 0x021b000c, 0x898E7955,
  721. 0x021b0010, 0xFF328F64,
  722. 0x021b0014, 0x01FF00DB,
  723. 0x021b0018, 0x00001740,
  724. 0x021b001c, 0x00008000,
  725. 0x021b002c, 0x000026d2,
  726. 0x021b0030, 0x008E1023,
  727. 0x021b0040, 0x00000047,
  728. 0x021b0400, 0x14420000,
  729. 0x021b0000, 0x841A0000,
  730. 0x00bb0008, 0x00000004,
  731. 0x00bb000c, 0x2891E41A,
  732. 0x00bb0038, 0x00000564,
  733. 0x00bb0014, 0x00000040,
  734. 0x00bb0028, 0x00000020,
  735. 0x00bb002c, 0x00000020,
  736. 0x021b001c, 0x04088032,
  737. 0x021b001c, 0x00008033,
  738. 0x021b001c, 0x00048031,
  739. 0x021b001c, 0x09408030,
  740. 0x021b001c, 0x04008040,
  741. 0x021b0020, 0x00005800,
  742. 0x021b0818, 0x00011117,
  743. 0x021b4818, 0x00011117,
  744. 0x021b0004, 0x00025576,
  745. 0x021b0404, 0x00011006,
  746. 0x021b001c, 0x00000000,
  747. 0x020c4068, 0x00C03F3F,
  748. 0x020c406c, 0x0030FC03,
  749. 0x020c4070, 0x0FFFC000,
  750. 0x020c4074, 0x3FF00000,
  751. 0x020c4078, 0xFFFFF300,
  752. 0x020c407c, 0x0F0000F3,
  753. 0x020c4080, 0x00000FFF,
  754. 0x020e0010, 0xF00000CF,
  755. 0x020e0018, 0x77177717,
  756. 0x020e001c, 0x77177717,
  757. };
  758. static int mx6dl_dcd_table[] = {
  759. 0x020e0774, 0x000C0000,
  760. 0x020e0754, 0x00000000,
  761. 0x020e04ac, 0x00000030,
  762. 0x020e04b0, 0x00000030,
  763. 0x020e0464, 0x00000030,
  764. 0x020e0490, 0x00000030,
  765. 0x020e074c, 0x00000030,
  766. 0x020e0494, 0x00000030,
  767. 0x020e04a0, 0x00000000,
  768. 0x020e04b4, 0x00000030,
  769. 0x020e04b8, 0x00000030,
  770. 0x020e076c, 0x00000030,
  771. 0x020e0750, 0x00020000,
  772. 0x020e04bc, 0x00000028,
  773. 0x020e04c0, 0x00000028,
  774. 0x020e04c4, 0x00000028,
  775. 0x020e04c8, 0x00000028,
  776. 0x020e04cc, 0x00000028,
  777. 0x020e04d0, 0x00000028,
  778. 0x020e04d4, 0x00000028,
  779. 0x020e04d8, 0x00000028,
  780. 0x020e0760, 0x00020000,
  781. 0x020e0764, 0x00000028,
  782. 0x020e0770, 0x00000028,
  783. 0x020e0778, 0x00000028,
  784. 0x020e077c, 0x00000028,
  785. 0x020e0780, 0x00000028,
  786. 0x020e0784, 0x00000028,
  787. 0x020e078c, 0x00000028,
  788. 0x020e0748, 0x00000028,
  789. 0x020e0470, 0x00000028,
  790. 0x020e0474, 0x00000028,
  791. 0x020e0478, 0x00000028,
  792. 0x020e047c, 0x00000028,
  793. 0x020e0480, 0x00000028,
  794. 0x020e0484, 0x00000028,
  795. 0x020e0488, 0x00000028,
  796. 0x020e048c, 0x00000028,
  797. 0x021b0800, 0xa1390003,
  798. 0x021b080c, 0x001F001F,
  799. 0x021b0810, 0x001F001F,
  800. 0x021b480c, 0x001F001F,
  801. 0x021b4810, 0x001F001F,
  802. 0x021b083c, 0x42190217,
  803. 0x021b0840, 0x017B017B,
  804. 0x021b483c, 0x4176017B,
  805. 0x021b4840, 0x015F016C,
  806. 0x021b0848, 0x4C4C4D4C,
  807. 0x021b4848, 0x4A4D4C48,
  808. 0x021b0850, 0x3F3F3F40,
  809. 0x021b4850, 0x3538382E,
  810. 0x021b081c, 0x33333333,
  811. 0x021b0820, 0x33333333,
  812. 0x021b0824, 0x33333333,
  813. 0x021b0828, 0x33333333,
  814. 0x021b481c, 0x33333333,
  815. 0x021b4820, 0x33333333,
  816. 0x021b4824, 0x33333333,
  817. 0x021b4828, 0x33333333,
  818. 0x021b08b8, 0x00000800,
  819. 0x021b48b8, 0x00000800,
  820. 0x021b0004, 0x00020025,
  821. 0x021b0008, 0x00333030,
  822. 0x021b000c, 0x676B5313,
  823. 0x021b0010, 0xB66E8B63,
  824. 0x021b0014, 0x01FF00DB,
  825. 0x021b0018, 0x00001740,
  826. 0x021b001c, 0x00008000,
  827. 0x021b002c, 0x000026d2,
  828. 0x021b0030, 0x006B1023,
  829. 0x021b0040, 0x00000047,
  830. 0x021b0000, 0x841A0000,
  831. 0x021b001c, 0x04008032,
  832. 0x021b001c, 0x00008033,
  833. 0x021b001c, 0x00048031,
  834. 0x021b001c, 0x05208030,
  835. 0x021b001c, 0x04008040,
  836. 0x021b0020, 0x00005800,
  837. 0x021b0818, 0x00011117,
  838. 0x021b4818, 0x00011117,
  839. 0x021b0004, 0x00025565,
  840. 0x021b0404, 0x00011006,
  841. 0x021b001c, 0x00000000,
  842. 0x020c4068, 0x00C03F3F,
  843. 0x020c406c, 0x0030FC03,
  844. 0x020c4070, 0x0FFFC000,
  845. 0x020c4074, 0x3FF00000,
  846. 0x020c4078, 0xFFFFF300,
  847. 0x020c407c, 0x0F0000C3,
  848. 0x020c4080, 0x00000FFF,
  849. 0x020e0010, 0xF00000CF,
  850. 0x020e0018, 0x007F007F,
  851. 0x020e001c, 0x007F007F,
  852. };
  853. static void ddr_init(int *table, int size)
  854. {
  855. int i;
  856. for (i = 0; i < size / 2 ; i++)
  857. writel(table[2 * i + 1], table[2 * i]);
  858. }
  859. static void spl_dram_init(void)
  860. {
  861. if (is_mx6dq())
  862. ddr_init(mx6q_dcd_table, ARRAY_SIZE(mx6q_dcd_table));
  863. else if (is_mx6dqp())
  864. ddr_init(mx6qp_dcd_table, ARRAY_SIZE(mx6qp_dcd_table));
  865. else if (is_mx6sdl())
  866. ddr_init(mx6dl_dcd_table, ARRAY_SIZE(mx6dl_dcd_table));
  867. }
  868. void board_init_f(ulong dummy)
  869. {
  870. /* DDR initialization */
  871. spl_dram_init();
  872. /* setup AIPS and disable watchdog */
  873. arch_cpu_init();
  874. ccgr_init();
  875. gpr_init();
  876. /* iomux and setup of i2c */
  877. board_early_init_f();
  878. /* setup GP timer */
  879. timer_init();
  880. /* UART clocks enabled and gd valid - init serial console */
  881. preloader_console_init();
  882. /* Clear the BSS. */
  883. memset(__bss_start, 0, __bss_end - __bss_start);
  884. /* load/boot image from boot device */
  885. board_init_r(NULL, 0);
  886. }
  887. #endif
  888. #ifdef CONFIG_SPL_LOAD_FIT
  889. int board_fit_config_name_match(const char *name)
  890. {
  891. if (is_mx6dq()) {
  892. if (!strcmp(name, "imx6q-sabreauto"))
  893. return 0;
  894. } else if (is_mx6dqp()) {
  895. if (!strcmp(name, "imx6qp-sabreauto"))
  896. return 0;
  897. } else if (is_mx6dl()) {
  898. if (!strcmp(name, "imx6dl-sabreauto"))
  899. return 0;
  900. }
  901. return -1;
  902. }
  903. #endif