sunxi-common.h 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220
  1. /*
  2. * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
  3. *
  4. * (C) Copyright 2007-2011
  5. * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
  6. * Tom Cubie <tangliang@allwinnertech.com>
  7. *
  8. * Configuration settings for the Allwinner sunxi series of boards.
  9. *
  10. * SPDX-License-Identifier: GPL-2.0+
  11. */
  12. #ifndef _SUNXI_COMMON_CONFIG_H
  13. #define _SUNXI_COMMON_CONFIG_H
  14. /*
  15. * High Level Configuration Options
  16. */
  17. #define CONFIG_SUNXI /* sunxi family */
  18. #ifdef CONFIG_SPL_BUILD
  19. #ifndef CONFIG_SPL_FEL
  20. #define CONFIG_SYS_THUMB_BUILD /* Thumbs mode to save space in SPL */
  21. #endif
  22. #endif
  23. #include <asm/arch/cpu.h> /* get chip and board defs */
  24. #define CONFIG_SYS_TEXT_BASE 0x4a000000
  25. /*
  26. * Display CPU information
  27. */
  28. #define CONFIG_DISPLAY_CPUINFO
  29. /* Serial & console */
  30. #define CONFIG_SYS_NS16550
  31. #define CONFIG_SYS_NS16550_SERIAL
  32. /* ns16550 reg in the low bits of cpu reg */
  33. #define CONFIG_SYS_NS16550_REG_SIZE -4
  34. #define CONFIG_SYS_NS16550_CLK 24000000
  35. #define CONFIG_SYS_NS16550_COM1 SUNXI_UART0_BASE
  36. #define CONFIG_SYS_NS16550_COM2 SUNXI_UART1_BASE
  37. #define CONFIG_SYS_NS16550_COM3 SUNXI_UART2_BASE
  38. #define CONFIG_SYS_NS16550_COM4 SUNXI_UART3_BASE
  39. /* DRAM Base */
  40. #define CONFIG_SYS_SDRAM_BASE 0x40000000
  41. #define CONFIG_SYS_INIT_RAM_ADDR 0x0
  42. #define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
  43. #define CONFIG_SYS_INIT_SP_OFFSET \
  44. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  45. #define CONFIG_SYS_INIT_SP_ADDR \
  46. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  47. #define CONFIG_NR_DRAM_BANKS 1
  48. #define PHYS_SDRAM_0 CONFIG_SYS_SDRAM_BASE
  49. #define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
  50. #define CONFIG_CMD_MEMORY
  51. #define CONFIG_CMD_SETEXPR
  52. #define CONFIG_SETUP_MEMORY_TAGS
  53. #define CONFIG_CMDLINE_TAG
  54. #define CONFIG_INITRD_TAG
  55. /* mmc config */
  56. #define CONFIG_MMC
  57. #define CONFIG_GENERIC_MMC
  58. #define CONFIG_CMD_MMC
  59. #define CONFIG_MMC_SUNXI
  60. #define CONFIG_MMC_SUNXI_SLOT 0
  61. #define CONFIG_ENV_IS_IN_MMC
  62. #define CONFIG_SYS_MMC_ENV_DEV 0 /* first detected MMC controller */
  63. /* 4MB of malloc() pool */
  64. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (4 << 20))
  65. /*
  66. * Miscellaneous configurable options
  67. */
  68. #define CONFIG_CMD_ECHO
  69. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  70. #define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
  71. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  72. #define CONFIG_SYS_GENERIC_BOARD
  73. /* Boot Argument Buffer Size */
  74. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  75. #define CONFIG_SYS_LOAD_ADDR 0x48000000 /* default load address */
  76. /* standalone support */
  77. #define CONFIG_STANDALONE_LOAD_ADDR 0x48000000
  78. #define CONFIG_SYS_HZ 1000
  79. /* baudrate */
  80. #define CONFIG_BAUDRATE 115200
  81. /* The stack sizes are set up in start.S using the settings below */
  82. #define CONFIG_STACKSIZE (256 << 10) /* 256 KiB */
  83. /* FLASH and environment organization */
  84. #define CONFIG_SYS_NO_FLASH
  85. #define CONFIG_SYS_MONITOR_LEN (512 << 10) /* 512 KiB */
  86. #define CONFIG_IDENT_STRING " Allwinner Technology"
  87. #define CONFIG_ENV_OFFSET (544 << 10) /* (8 + 24 + 512) KiB */
  88. #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
  89. #define CONFIG_EXTRA_ENV_SETTINGS \
  90. "bootm_size=0x10000000\0"
  91. #define CONFIG_SYS_BOOT_GET_CMDLINE
  92. #include <config_cmd_default.h>
  93. #define CONFIG_FAT_WRITE /* enable write access */
  94. #define CONFIG_SPL_FRAMEWORK
  95. #define CONFIG_SPL_LIBCOMMON_SUPPORT
  96. #define CONFIG_SPL_SERIAL_SUPPORT
  97. #define CONFIG_SPL_LIBGENERIC_SUPPORT
  98. #ifdef CONFIG_SPL_FEL
  99. #define CONFIG_SPL 1
  100. #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/sunxi/u-boot-spl-fel.lds"
  101. #define CONFIG_SPL_START_S_PATH "arch/arm/cpu/armv7/sunxi"
  102. #define CONFIG_SPL_TEXT_BASE 0x2000
  103. #define CONFIG_SPL_MAX_SIZE 0x4000 /* 16 KiB */
  104. #else /* CONFIG_SPL */
  105. #define CONFIG_SPL_BSS_START_ADDR 0x4ff80000
  106. #define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KiB */
  107. #define CONFIG_SPL_TEXT_BASE 0x20 /* sram start+header */
  108. #define CONFIG_SPL_MAX_SIZE 0x5fe0 /* 24KB on sun4i/sun7i */
  109. #define CONFIG_SPL_LIBDISK_SUPPORT
  110. #define CONFIG_SPL_MMC_SUPPORT
  111. #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/sunxi/u-boot-spl.lds"
  112. #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 80 /* 40KiB */
  113. #define CONFIG_SPL_PAD_TO 32768 /* decimal for 'dd' */
  114. #endif /* CONFIG_SPL */
  115. /* end of 32 KiB in sram */
  116. #define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
  117. #define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
  118. #define CONFIG_SYS_SPL_MALLOC_START 0x4ff00000
  119. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x00080000 /* 512 KiB */
  120. #undef CONFIG_CMD_FPGA
  121. #undef CONFIG_CMD_NET
  122. #undef CONFIG_CMD_NFS
  123. /* I2C */
  124. #define CONFIG_SPL_I2C_SUPPORT
  125. #define CONFIG_SYS_I2C
  126. #define CONFIG_SYS_I2C_MVTWSI
  127. #define CONFIG_SYS_I2C_SPEED 400000
  128. #define CONFIG_SYS_I2C_SLAVE 0x7f
  129. #define CONFIG_CMD_I2C
  130. /* PMU */
  131. #if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || defined CONFIG_AXP221_POWER
  132. #define CONFIG_SPL_POWER_SUPPORT
  133. #endif
  134. #ifndef CONFIG_CONS_INDEX
  135. #define CONFIG_CONS_INDEX 1 /* UART0 */
  136. #endif
  137. /* GPIO */
  138. #define CONFIG_SUNXI_GPIO
  139. #define CONFIG_CMD_GPIO
  140. /* Ethernet support */
  141. #ifdef CONFIG_SUNXI_EMAC
  142. #define CONFIG_MII /* MII PHY management */
  143. #endif
  144. #ifdef CONFIG_SUNXI_GMAC
  145. #define CONFIG_DESIGNWARE_ETH /* GMAC can use designware driver */
  146. #define CONFIG_DW_AUTONEG
  147. #define CONFIG_PHY_GIGE /* GMAC can use gigabit PHY */
  148. #define CONFIG_PHY_ADDR 1
  149. #define CONFIG_MII /* MII PHY management */
  150. #define CONFIG_PHYLIB
  151. #endif
  152. #ifdef CONFIG_CMD_NET
  153. #define CONFIG_CMD_NFS
  154. #define CONFIG_CMD_DNS
  155. #define CONFIG_NETCONSOLE
  156. #define CONFIG_BOOTP_DNS2
  157. #define CONFIG_BOOTP_SEND_HOSTNAME
  158. #endif
  159. #if !defined CONFIG_ENV_IS_IN_MMC && \
  160. !defined CONFIG_ENV_IS_IN_NAND && \
  161. !defined CONFIG_ENV_IS_IN_FAT && \
  162. !defined CONFIG_ENV_IS_IN_SPI_FLASH
  163. #define CONFIG_ENV_IS_NOWHERE
  164. #endif
  165. #define CONFIG_MISC_INIT_R
  166. #ifndef CONFIG_SPL_BUILD
  167. #include <config_distro_defaults.h>
  168. #endif
  169. #endif /* _SUNXI_COMMON_CONFIG_H */