microblaze-generic.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510
  1. /*
  2. * (C) Copyright 2007-2010 Michal Simek
  3. *
  4. * Michal SIMEK <monstr@monstr.eu>
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. #ifndef __CONFIG_H
  9. #define __CONFIG_H
  10. #include "../board/xilinx/microblaze-generic/xparameters.h"
  11. /* MicroBlaze CPU */
  12. #define CONFIG_MICROBLAZE 1
  13. #define MICROBLAZE_V5 1
  14. /* Open Firmware DTS */
  15. #define CONFIG_OF_CONTROL 1
  16. #define CONFIG_OF_EMBED 1
  17. #define CONFIG_DEFAULT_DEVICE_TREE microblaze-generic
  18. /* linear and spi flash memory */
  19. #ifdef XILINX_FLASH_START
  20. #define FLASH
  21. #undef SPIFLASH
  22. #undef RAMENV /* hold environment in flash */
  23. #else
  24. #ifdef XILINX_SPI_FLASH_BASEADDR
  25. #undef FLASH
  26. #define SPIFLASH
  27. #undef RAMENV /* hold environment in flash */
  28. #else
  29. #undef FLASH
  30. #undef SPIFLASH
  31. #define RAMENV /* hold environment in RAM */
  32. #endif
  33. #endif
  34. /* uart */
  35. #ifdef XILINX_UARTLITE_BASEADDR
  36. # define CONFIG_XILINX_UARTLITE
  37. # define CONFIG_SERIAL_BASE XILINX_UARTLITE_BASEADDR
  38. # define CONFIG_BAUDRATE XILINX_UARTLITE_BAUDRATE
  39. # define CONFIG_SYS_BAUDRATE_TABLE { CONFIG_BAUDRATE }
  40. # define CONSOLE_ARG "console=console=ttyUL0,115200\0"
  41. #elif XILINX_UART16550_BASEADDR
  42. # define CONFIG_SYS_NS16550 1
  43. # define CONFIG_SYS_NS16550_SERIAL
  44. # if defined(__MICROBLAZEEL__)
  45. # define CONFIG_SYS_NS16550_REG_SIZE -4
  46. # else
  47. # define CONFIG_SYS_NS16550_REG_SIZE 4
  48. # endif
  49. # define CONFIG_CONS_INDEX 1
  50. # define CONFIG_SYS_NS16550_COM1 \
  51. ((XILINX_UART16550_BASEADDR & ~0xF) + 0x1000)
  52. # define CONFIG_SYS_NS16550_CLK XILINX_UART16550_CLOCK_HZ
  53. # define CONFIG_BAUDRATE 115200
  54. /* The following table includes the supported baudrates */
  55. # define CONFIG_SYS_BAUDRATE_TABLE \
  56. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
  57. # define CONSOLE_ARG "console=console=ttyS0,115200\0"
  58. #else
  59. # error Undefined uart
  60. #endif
  61. /* setting reset address */
  62. /*#define CONFIG_SYS_RESET_ADDRESS CONFIG_SYS_TEXT_BASE*/
  63. /* ethernet */
  64. #undef CONFIG_SYS_ENET
  65. #if defined(XILINX_EMACLITE_BASEADDR) || defined(CONFIG_OF_CONTROL)
  66. # define CONFIG_XILINX_EMACLITE 1
  67. # define CONFIG_SYS_ENET
  68. #endif
  69. #if defined(XILINX_LLTEMAC_BASEADDR)
  70. # define CONFIG_XILINX_LL_TEMAC 1
  71. # define CONFIG_SYS_ENET
  72. #endif
  73. #if defined(XILINX_AXIEMAC_BASEADDR)
  74. # define CONFIG_XILINX_AXIEMAC 1
  75. # define CONFIG_SYS_ENET
  76. #endif
  77. #undef ET_DEBUG
  78. /* gpio */
  79. #ifdef XILINX_GPIO_BASEADDR
  80. # define CONFIG_XILINX_GPIO
  81. # define CONFIG_SYS_GPIO_0_ADDR XILINX_GPIO_BASEADDR
  82. #endif
  83. /* interrupt controller */
  84. #ifdef XILINX_INTC_BASEADDR
  85. # define CONFIG_SYS_INTC_0_ADDR XILINX_INTC_BASEADDR
  86. # define CONFIG_SYS_INTC_0_NUM XILINX_INTC_NUM_INTR_INPUTS
  87. #endif
  88. /* timer */
  89. #if defined(XILINX_TIMER_BASEADDR) && defined(XILINX_TIMER_IRQ)
  90. # define CONFIG_SYS_TIMER_0_ADDR XILINX_TIMER_BASEADDR
  91. # define CONFIG_SYS_TIMER_0_IRQ XILINX_TIMER_IRQ
  92. #endif
  93. /* watchdog */
  94. #if defined(XILINX_WATCHDOG_BASEADDR) && defined(XILINX_WATCHDOG_IRQ)
  95. # define CONFIG_WATCHDOG_BASEADDR XILINX_WATCHDOG_BASEADDR
  96. # define CONFIG_WATCHDOG_IRQ XILINX_WATCHDOG_IRQ
  97. # define CONFIG_HW_WATCHDOG
  98. # define CONFIG_XILINX_TB_WATCHDOG
  99. #endif
  100. /*
  101. * memory layout - Example
  102. * CONFIG_SYS_TEXT_BASE = 0x1200_0000; defined in config.mk
  103. * CONFIG_SYS_SRAM_BASE = 0x1000_0000;
  104. * CONFIG_SYS_SRAM_SIZE = 0x0400_0000; 64MB
  105. *
  106. * CONFIG_SYS_MONITOR_LEN = 0x40000
  107. * CONFIG_SYS_MALLOC_LEN = 3 * CONFIG_SYS_MONITOR_LEN = 0xC0000
  108. *
  109. * CONFIG_SYS_GBL_DATA_OFFSET = 0x1000_0000 + 0x0400_0000 - 0x1000 = 0x13FF_F000
  110. * CONFIG_SYS_MONITOR_BASE = 0x13FF_F000 - CONFIG_SYS_MONITOR_LEN = 0x13FB_F000
  111. * CONFIG_SYS_MALLOC_BASE = 0x13FB_F000 - CONFIG_SYS_MALLOC_LEN = 0x13EF_F000
  112. *
  113. * 0x1000_0000 CONFIG_SYS_SDRAM_BASE
  114. * MEMTEST_AREA 64kB
  115. * FREE
  116. * 0x1200_0000 CONFIG_SYS_TEXT_BASE
  117. * U-BOOT code
  118. * 0x1202_0000
  119. * FREE
  120. *
  121. * STACK
  122. * 0x13EF_F000 CONFIG_SYS_MALLOC_BASE
  123. * MALLOC_AREA 768kB Alloc
  124. * 0x13FB_F000 CONFIG_SYS_MONITOR_BASE
  125. * MONITOR_CODE 256kB Env
  126. * 0x13FF_F000 CONFIG_SYS_GBL_DATA_OFFSET
  127. * GLOBAL_DATA 4kB bd, gd
  128. * 0x1400_0000 CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_SDRAM_SIZE
  129. */
  130. /* ddr sdram - main memory */
  131. #define CONFIG_SYS_SDRAM_BASE XILINX_RAM_START
  132. #define CONFIG_SYS_SDRAM_SIZE XILINX_RAM_SIZE
  133. #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
  134. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x1000)
  135. /* global pointer */
  136. /* start of global data */
  137. #define CONFIG_SYS_GBL_DATA_OFFSET \
  138. (CONFIG_SYS_SDRAM_SIZE - GENERATED_GBL_DATA_SIZE)
  139. /* monitor code */
  140. #define SIZE 0x40000
  141. #define CONFIG_SYS_MONITOR_LEN SIZE
  142. #define CONFIG_SYS_MONITOR_BASE \
  143. (CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_GBL_DATA_OFFSET \
  144. - CONFIG_SYS_MONITOR_LEN - GENERATED_BD_INFO_SIZE)
  145. #define CONFIG_SYS_MONITOR_END \
  146. (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
  147. #define CONFIG_SYS_MALLOC_LEN (SIZE * 3)
  148. #define CONFIG_SYS_MALLOC_BASE \
  149. (CONFIG_SYS_MONITOR_BASE - CONFIG_SYS_MALLOC_LEN)
  150. /* stack */
  151. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_MALLOC_BASE
  152. /*
  153. * CFI flash memory layout - Example
  154. * CONFIG_SYS_FLASH_BASE = 0x2200_0000;
  155. * CONFIG_SYS_FLASH_SIZE = 0x0080_0000; 8MB
  156. *
  157. * SECT_SIZE = 0x20000; 128kB is one sector
  158. * CONFIG_ENV_SIZE = SECT_SIZE; 128kB environment store
  159. *
  160. * 0x2200_0000 CONFIG_SYS_FLASH_BASE
  161. * FREE 256kB
  162. * 0x2204_0000 CONFIG_ENV_ADDR
  163. * ENV_AREA 128kB
  164. * 0x2206_0000
  165. * FREE
  166. * 0x2280_0000 CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE
  167. *
  168. */
  169. #ifdef FLASH
  170. # define CONFIG_SYS_FLASH_BASE XILINX_FLASH_START
  171. # define CONFIG_SYS_FLASH_SIZE XILINX_FLASH_SIZE
  172. # define CONFIG_SYS_FLASH_CFI 1
  173. # define CONFIG_FLASH_CFI_DRIVER 1
  174. /* ?empty sector */
  175. # define CONFIG_SYS_FLASH_EMPTY_INFO 1
  176. /* max number of memory banks */
  177. # define CONFIG_SYS_MAX_FLASH_BANKS 1
  178. /* max number of sectors on one chip */
  179. # define CONFIG_SYS_MAX_FLASH_SECT 512
  180. /* hardware flash protection */
  181. # define CONFIG_SYS_FLASH_PROTECTION
  182. /* use buffered writes (20x faster) */
  183. # define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
  184. # ifdef RAMENV
  185. # define CONFIG_ENV_IS_NOWHERE 1
  186. # define CONFIG_ENV_SIZE 0x1000
  187. # define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
  188. # else /* FLASH && !RAMENV */
  189. # define CONFIG_ENV_IS_IN_FLASH 1
  190. /* 128K(one sector) for env */
  191. # define CONFIG_ENV_SECT_SIZE 0x20000
  192. # define CONFIG_ENV_ADDR \
  193. (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE))
  194. # define CONFIG_ENV_SIZE 0x20000
  195. # endif /* FLASH && !RAMBOOT */
  196. #else /* !FLASH */
  197. #ifdef SPIFLASH
  198. # define CONFIG_SYS_NO_FLASH 1
  199. # define CONFIG_SYS_SPI_BASE XILINX_SPI_FLASH_BASEADDR
  200. # define CONFIG_XILINX_SPI 1
  201. # define CONFIG_SPI 1
  202. # define CONFIG_SPI_FLASH 1
  203. # define CONFIG_SPI_FLASH_STMICRO 1
  204. # define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
  205. # define CONFIG_SF_DEFAULT_SPEED XILINX_SPI_FLASH_MAX_FREQ
  206. # define CONFIG_SF_DEFAULT_CS XILINX_SPI_FLASH_CS
  207. # ifdef RAMENV
  208. # define CONFIG_ENV_IS_NOWHERE 1
  209. # define CONFIG_ENV_SIZE 0x1000
  210. # define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
  211. # else /* SPIFLASH && !RAMENV */
  212. # define CONFIG_ENV_IS_IN_SPI_FLASH 1
  213. # define CONFIG_ENV_SPI_MODE SPI_MODE_3
  214. # define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
  215. # define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
  216. /* 128K(two sectors) for env */
  217. # define CONFIG_ENV_SECT_SIZE 0x10000
  218. # define CONFIG_ENV_SIZE (2 * CONFIG_ENV_SECT_SIZE)
  219. /* Warning: adjust the offset in respect of other flash content and size */
  220. # define CONFIG_ENV_OFFSET (128 * CONFIG_ENV_SECT_SIZE) /* at 8MB */
  221. # endif /* SPIFLASH && !RAMBOOT */
  222. #else /* !SPIFLASH */
  223. /* ENV in RAM */
  224. # define CONFIG_SYS_NO_FLASH 1
  225. # define CONFIG_ENV_IS_NOWHERE 1
  226. # define CONFIG_ENV_SIZE 0x1000
  227. # define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
  228. #endif /* !SPIFLASH */
  229. #endif /* !FLASH */
  230. /* system ace */
  231. #ifdef XILINX_SYSACE_BASEADDR
  232. # define CONFIG_SYSTEMACE
  233. /* #define DEBUG_SYSTEMACE */
  234. # define SYSTEMACE_CONFIG_FPGA
  235. # define CONFIG_SYS_SYSTEMACE_BASE XILINX_SYSACE_BASEADDR
  236. # define CONFIG_SYS_SYSTEMACE_WIDTH XILINX_SYSACE_MEM_WIDTH
  237. # define CONFIG_DOS_PARTITION
  238. #endif
  239. #if defined(XILINX_USE_ICACHE)
  240. # define CONFIG_ICACHE
  241. #else
  242. # undef CONFIG_ICACHE
  243. #endif
  244. #if defined(XILINX_USE_DCACHE)
  245. # define CONFIG_DCACHE
  246. #else
  247. # undef CONFIG_DCACHE
  248. #endif
  249. #ifndef XILINX_DCACHE_BYTE_SIZE
  250. #define XILINX_DCACHE_BYTE_SIZE 32768
  251. #endif
  252. /*
  253. * BOOTP options
  254. */
  255. #define CONFIG_BOOTP_BOOTFILESIZE
  256. #define CONFIG_BOOTP_BOOTPATH
  257. #define CONFIG_BOOTP_GATEWAY
  258. #define CONFIG_BOOTP_HOSTNAME
  259. /*
  260. * Command line configuration.
  261. */
  262. #include <config_cmd_default.h>
  263. #define CONFIG_CMD_ASKENV
  264. #define CONFIG_CMD_IRQ
  265. #define CONFIG_CMD_MFSL
  266. #define CONFIG_CMD_ECHO
  267. #define CONFIG_CMD_GPIO
  268. #if defined(CONFIG_DCACHE) || defined(CONFIG_ICACHE)
  269. # define CONFIG_CMD_CACHE
  270. #else
  271. # undef CONFIG_CMD_CACHE
  272. #endif
  273. #ifndef CONFIG_SYS_ENET
  274. # undef CONFIG_CMD_NET
  275. # undef CONFIG_CMD_NFS
  276. #else
  277. # define CONFIG_CMD_PING
  278. # define CONFIG_CMD_DHCP
  279. # define CONFIG_CMD_TFTPPUT
  280. #endif
  281. #if defined(CONFIG_SYSTEMACE)
  282. # define CONFIG_CMD_EXT2
  283. # define CONFIG_CMD_FAT
  284. #endif
  285. #if defined(FLASH)
  286. # define CONFIG_CMD_ECHO
  287. # define CONFIG_CMD_FLASH
  288. # define CONFIG_CMD_IMLS
  289. # define CONFIG_CMD_JFFS2
  290. # define CONFIG_CMD_UBI
  291. # undef CONFIG_CMD_UBIFS
  292. # if !defined(RAMENV)
  293. # define CONFIG_CMD_SAVEENV
  294. # define CONFIG_CMD_SAVES
  295. # endif
  296. #else
  297. #if defined(SPIFLASH)
  298. # define CONFIG_CMD_SF
  299. # if !defined(RAMENV)
  300. # define CONFIG_CMD_SAVEENV
  301. # define CONFIG_CMD_SAVES
  302. # endif
  303. #else
  304. # undef CONFIG_CMD_IMLS
  305. # undef CONFIG_CMD_FLASH
  306. # undef CONFIG_CMD_JFFS2
  307. # undef CONFIG_CMD_UBI
  308. # undef CONFIG_CMD_UBIFS
  309. #endif
  310. #endif
  311. #if defined(CONFIG_CMD_JFFS2)
  312. # define CONFIG_MTD_PARTITIONS
  313. #endif
  314. #if defined(CONFIG_CMD_UBIFS)
  315. # define CONFIG_CMD_UBI
  316. # define CONFIG_LZO
  317. #endif
  318. #if defined(CONFIG_CMD_UBI)
  319. # define CONFIG_MTD_PARTITIONS
  320. # define CONFIG_RBTREE
  321. #endif
  322. #if defined(CONFIG_MTD_PARTITIONS)
  323. /* MTD partitions */
  324. #define CONFIG_CMD_MTDPARTS /* mtdparts command line support */
  325. #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
  326. #define CONFIG_FLASH_CFI_MTD
  327. #define MTDIDS_DEFAULT "nor0=flash-0"
  328. /* default mtd partition table */
  329. #define MTDPARTS_DEFAULT "mtdparts=flash-0:256k(u-boot),"\
  330. "256k(env),3m(kernel),1m(romfs),"\
  331. "1m(cramfs),-(jffs2)"
  332. #endif
  333. /* Miscellaneous configurable options */
  334. #define CONFIG_SYS_PROMPT "U-Boot-mONStR> "
  335. /* size of console buffer */
  336. #define CONFIG_SYS_CBSIZE 512
  337. /* print buffer size */
  338. #define CONFIG_SYS_PBSIZE \
  339. (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  340. /* max number of command args */
  341. #define CONFIG_SYS_MAXARGS 15
  342. #define CONFIG_SYS_LONGHELP
  343. /* default load address */
  344. #define CONFIG_SYS_LOAD_ADDR XILINX_RAM_START
  345. #define CONFIG_BOOTDELAY -1 /* -1 disables auto-boot */
  346. #define CONFIG_BOOTARGS "root=romfs"
  347. #define CONFIG_HOSTNAME XILINX_BOARD_NAME
  348. #define CONFIG_BOOTCOMMAND "base 0;tftp 11000000 image.img;bootm"
  349. #define CONFIG_IPADDR 192.168.0.3
  350. #define CONFIG_SERVERIP 192.168.0.5
  351. #define CONFIG_GATEWAYIP 192.168.0.1
  352. #define CONFIG_ETHADDR 00:E0:0C:00:00:FD
  353. /* architecture dependent code */
  354. #define CONFIG_SYS_USR_EXCEP /* user exception */
  355. #define CONFIG_PREBOOT "echo U-BOOT for ${hostname};setenv preboot;echo"
  356. #define CONFIG_EXTRA_ENV_SETTINGS "unlock=yes\0" \
  357. "nor0=flash-0\0"\
  358. "mtdparts=mtdparts=flash-0:"\
  359. "256k(u-boot),256k(env),3m(kernel),"\
  360. "1m(romfs),1m(cramfs),-(jffs2)\0"\
  361. "nc=setenv stdout nc;"\
  362. "setenv stdin nc\0" \
  363. "serial=setenv stdout serial;"\
  364. "setenv stdin serial\0"
  365. #define CONFIG_CMDLINE_EDITING
  366. #define CONFIG_NETCONSOLE
  367. #define CONFIG_SYS_CONSOLE_IS_IN_ENV
  368. /* Use the HUSH parser */
  369. #define CONFIG_SYS_HUSH_PARSER
  370. /* Enable flat device tree support */
  371. #define CONFIG_LMB 1
  372. #define CONFIG_FIT 1
  373. #define CONFIG_OF_LIBFDT 1
  374. #if defined(CONFIG_XILINX_LL_TEMAC) || defined(CONFIG_XILINX_AXIEMAC)
  375. # define CONFIG_MII 1
  376. # define CONFIG_CMD_MII 1
  377. # define CONFIG_PHY_GIGE 1
  378. # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN 1
  379. # define CONFIG_PHYLIB 1
  380. # define CONFIG_PHY_ATHEROS 1
  381. # define CONFIG_PHY_BROADCOM 1
  382. # define CONFIG_PHY_DAVICOM 1
  383. # define CONFIG_PHY_LXT 1
  384. # define CONFIG_PHY_MARVELL 1
  385. # define CONFIG_PHY_MICREL 1
  386. # define CONFIG_PHY_NATSEMI 1
  387. # define CONFIG_PHY_REALTEK 1
  388. # define CONFIG_PHY_VITESSE 1
  389. #else
  390. # undef CONFIG_MII
  391. # undef CONFIG_CMD_MII
  392. # undef CONFIG_PHYLIB
  393. #endif
  394. /* SPL part */
  395. #define CONFIG_SPL 1
  396. #define CONFIG_CMD_SPL
  397. #define CONFIG_SPL_FRAMEWORK
  398. #define CONFIG_SPL_LIBCOMMON_SUPPORT
  399. #define CONFIG_SPL_LIBGENERIC_SUPPORT
  400. #define CONFIG_SPL_SERIAL_SUPPORT
  401. #define CONFIG_SPL_BOARD_INIT
  402. #define CONFIG_SPL_LDSCRIPT "arch/microblaze/cpu/u-boot-spl.lds"
  403. #define CONFIG_SPL_RAM_DEVICE
  404. #define CONFIG_SPL_NOR_SUPPORT
  405. /* for booting directly linux */
  406. #define CONFIG_SPL_OS_BOOT
  407. #define CONFIG_SYS_OS_BASE (CONFIG_SYS_FLASH_BASE + \
  408. 0x60000)
  409. #define CONFIG_SYS_FDT_BASE (CONFIG_SYS_FLASH_BASE + \
  410. 0x40000)
  411. #define CONFIG_SYS_SPL_ARGS_ADDR (CONFIG_SYS_TEXT_BASE + \
  412. 0x1000000)
  413. /* SP location before relocation, must use scratch RAM */
  414. /* BRAM start */
  415. #define CONFIG_SYS_INIT_RAM_ADDR 0x0
  416. /* BRAM size - will be generated */
  417. #define CONFIG_SYS_INIT_RAM_SIZE 0x10000
  418. /* Stack pointer prior relocation, must situated at on-chip RAM */
  419. #define CONFIG_SYS_SPL_MALLOC_END (CONFIG_SYS_INIT_RAM_ADDR + \
  420. CONFIG_SYS_INIT_RAM_SIZE - \
  421. GENERATED_GBL_DATA_SIZE)
  422. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x100
  423. /*
  424. * The main reason to do it in this way is that MALLOC_START
  425. * can't be defined - common/spl/spl.c
  426. */
  427. #if (CONFIG_SYS_SPL_MALLOC_SIZE != 0)
  428. # define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SYS_SPL_MALLOC_END - \
  429. CONFIG_SYS_SPL_MALLOC_SIZE)
  430. # define CONFIG_SPL_STACK_ADDR CONFIG_SYS_SPL_MALLOC_START
  431. #else
  432. # define CONFIG_SPL_STACK_ADDR CONFIG_SYS_SPL_MALLOC_END
  433. #endif
  434. /* Just for sure that there is a space for stack */
  435. #define CONFIG_SPL_STACK_SIZE 0x100
  436. #define CONFIG_SYS_UBOOT_BASE CONFIG_SYS_FLASH_BASE
  437. #define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
  438. #define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_INIT_RAM_SIZE - \
  439. CONFIG_SYS_INIT_RAM_ADDR - \
  440. GENERATED_GBL_DATA_SIZE - \
  441. CONFIG_SYS_SPL_MALLOC_SIZE - \
  442. CONFIG_SPL_STACK_SIZE)
  443. #endif /* __CONFIG_H */