mcx.h 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422
  1. /*
  2. * Copyright (C) 2011 Ilya Yanok, Emcraft Systems
  3. *
  4. * Based on omap3_evm_config.h
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. #ifndef __CONFIG_H
  9. #define __CONFIG_H
  10. /*
  11. * High Level Configuration Options
  12. */
  13. #define CONFIG_OMAP /* in a TI OMAP core */
  14. #define CONFIG_OMAP34XX /* which is a 34XX */
  15. #define CONFIG_OMAP3_MCX /* working with mcx */
  16. #define CONFIG_OMAP_GPIO
  17. #define CONFIG_OMAP_COMMON
  18. #define MACH_TYPE_MCX 3656
  19. #define CONFIG_MACH_TYPE MACH_TYPE_MCX
  20. #define CONFIG_BOARD_LATE_INIT
  21. #define CONFIG_SYS_CACHELINE_SIZE 64
  22. #define CONFIG_EMIF4 /* The chip has EMIF4 controller */
  23. #include <asm/arch/cpu.h> /* get chip and board defs */
  24. #include <asm/arch/omap3.h>
  25. #define CONFIG_OF_LIBFDT
  26. #define CONFIG_FIT
  27. /*
  28. * Leave it at 0x80008000 to allow booting new u-boot.bin with X-loader
  29. * and older u-boot.bin with the new U-Boot SPL.
  30. */
  31. #define CONFIG_SYS_TEXT_BASE 0x80008000
  32. /*
  33. * Display CPU and Board information
  34. */
  35. #define CONFIG_DISPLAY_CPUINFO
  36. #define CONFIG_DISPLAY_BOARDINFO
  37. /* Clock Defines */
  38. #define V_OSCK 26000000 /* Clock output from T2 */
  39. #define V_SCLK (V_OSCK >> 1)
  40. #define CONFIG_MISC_INIT_R
  41. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  42. #define CONFIG_SETUP_MEMORY_TAGS
  43. #define CONFIG_INITRD_TAG
  44. #define CONFIG_REVISION_TAG
  45. /*
  46. * Size of malloc() pool
  47. */
  48. #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB sector */
  49. #define CONFIG_SYS_MALLOC_LEN (1024 << 10)
  50. /*
  51. * DDR related
  52. */
  53. #define CONFIG_SYS_CS0_SIZE (256 * 1024 * 1024)
  54. /*
  55. * Hardware drivers
  56. */
  57. /*
  58. * NS16550 Configuration
  59. */
  60. #define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
  61. #define CONFIG_SYS_NS16550
  62. #define CONFIG_SYS_NS16550_SERIAL
  63. #define CONFIG_SYS_NS16550_REG_SIZE (-4)
  64. #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
  65. /*
  66. * select serial console configuration
  67. */
  68. #define CONFIG_CONS_INDEX 3
  69. #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
  70. #define CONFIG_SERIAL3 3 /* UART3 */
  71. /* allow to overwrite serial and ethaddr */
  72. #define CONFIG_ENV_OVERWRITE
  73. #define CONFIG_BAUDRATE 115200
  74. #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
  75. 115200}
  76. #define CONFIG_MMC
  77. #define CONFIG_OMAP_HSMMC
  78. #define CONFIG_GENERIC_MMC
  79. #define CONFIG_DOS_PARTITION
  80. /* EHCI */
  81. #define CONFIG_USB_STORAGE
  82. #define CONFIG_OMAP3_GPIO_2
  83. #define CONFIG_OMAP3_GPIO_5
  84. #define CONFIG_USB_EHCI
  85. #define CONFIG_USB_EHCI_OMAP
  86. #define CONFIG_USB_ULPI
  87. #define CONFIG_USB_ULPI_VIEWPORT_OMAP
  88. #define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 57
  89. #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 3
  90. /* commands to include */
  91. #include <config_cmd_default.h>
  92. #define CONFIG_CMD_EXT2 /* EXT2 Support */
  93. #define CONFIG_CMD_FAT /* FAT support */
  94. #define CONFIG_CMD_JFFS2 /* JFFS2 Support */
  95. #define CONFIG_CMD_DATE
  96. #define CONFIG_CMD_I2C /* I2C serial bus support */
  97. #define CONFIG_CMD_MMC /* MMC support */
  98. #define CONFIG_CMD_FAT /* FAT support */
  99. #define CONFIG_CMD_USB
  100. #define CONFIG_CMD_NAND /* NAND support */
  101. #define CONFIG_CMD_DHCP
  102. #define CONFIG_CMD_PING
  103. #define CONFIG_CMD_CACHE
  104. #define CONFIG_CMD_UBI
  105. #define CONFIG_CMD_UBIFS
  106. #define CONFIG_RBTREE
  107. #define CONFIG_LZO
  108. #define CONFIG_MTD_PARTITIONS
  109. #define CONFIG_MTD_DEVICE
  110. #define CONFIG_CMD_MTDPARTS
  111. #define CONFIG_CMD_GPIO
  112. #undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
  113. #undef CONFIG_CMD_FPGA /* FPGA configuration Support */
  114. #undef CONFIG_CMD_IMI /* iminfo */
  115. #undef CONFIG_CMD_IMLS /* List all found images */
  116. #define CONFIG_SYS_NO_FLASH
  117. #define CONFIG_SYS_I2C
  118. #define CONFIG_SYS_OMAP24_I2C_SPEED 100000
  119. #define CONFIG_SYS_OMAP24_I2C_SLAVE 1
  120. #define CONFIG_SYS_I2C_OMAP34XX
  121. /* RTC */
  122. #define CONFIG_RTC_DS1337
  123. #define CONFIG_SYS_I2C_RTC_ADDR 0x68
  124. #define CONFIG_CMD_NET
  125. #define CONFIG_CMD_MII
  126. #define CONFIG_CMD_NFS
  127. /*
  128. * Board NAND Info.
  129. */
  130. #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
  131. /* to access nand */
  132. #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
  133. /* to access */
  134. /* nand at CS0 */
  135. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */
  136. /* NAND devices */
  137. #define CONFIG_JFFS2_NAND
  138. /* nand device jffs2 lives on */
  139. #define CONFIG_JFFS2_DEV "nand0"
  140. /* start of jffs2 partition */
  141. #define CONFIG_JFFS2_PART_OFFSET 0x680000
  142. #define CONFIG_JFFS2_PART_SIZE 0xf980000 /* sz of jffs2 part */
  143. /* Environment information */
  144. #define CONFIG_BOOTDELAY 3
  145. #define CONFIG_BOOTFILE "uImage"
  146. #define xstr(s) str(s)
  147. #define str(s) #s
  148. /* Setup MTD for NAND on the SOM */
  149. #define MTDIDS_DEFAULT "nand0=omap2-nand.0"
  150. #define MTDPARTS_DEFAULT "mtdparts=omap2-nand.0:512k(MLO)," \
  151. "1m(u-boot),256k(env1)," \
  152. "256k(env2),6m(kernel),6m(k_recovery)," \
  153. "8m(fs_recovery),-(common_data)"
  154. #define CONFIG_HOSTNAME mcx
  155. #define CONFIG_EXTRA_ENV_SETTINGS \
  156. "adddbg=setenv bootargs ${bootargs} trace_buf_size=64M\0" \
  157. "adddebug=setenv bootargs ${bootargs} earlyprintk=serial\0" \
  158. "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0" \
  159. "addfb=setenv bootargs ${bootargs} vram=6M " \
  160. "omapfb.vram=1:2M,2:2M,3:2M omapdss.def_disp=lcd\0" \
  161. "addip_sta=setenv bootargs ${bootargs} " \
  162. "ip=${ipaddr}:${serverip}:${gatewayip}:" \
  163. "${netmask}:${hostname}:eth0:off\0" \
  164. "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
  165. "addip=if test -n ${ipdyn};then run addip_dyn;" \
  166. "else run addip_sta;fi\0" \
  167. "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
  168. "addtty=setenv bootargs ${bootargs} " \
  169. "console=${consoledev},${baudrate}\0" \
  170. "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
  171. "baudrate=115200\0" \
  172. "consoledev=ttyO2\0" \
  173. "hostname=" xstr(CONFIG_HOSTNAME) "\0" \
  174. "loadaddr=0x82000000\0" \
  175. "load=tftp ${loadaddr} ${u-boot}\0" \
  176. "load_k=tftp ${loadaddr} ${bootfile}\0" \
  177. "loaduimage=fatload mmc 0 ${loadaddr} uImage\0" \
  178. "loadmlo=tftp ${loadaddr} ${mlo}\0" \
  179. "mlo=" xstr(CONFIG_HOSTNAME) "/MLO\0" \
  180. "mmcargs=root=/dev/mmcblk0p2 rw " \
  181. "rootfstype=ext3 rootwait\0" \
  182. "mmcboot=echo Booting from mmc ...; " \
  183. "run mmcargs; " \
  184. "run addip addtty addmtd addfb addeth addmisc;" \
  185. "run loaduimage; " \
  186. "bootm ${loadaddr}\0" \
  187. "net_nfs=run load_k; " \
  188. "run nfsargs; " \
  189. "run addip addtty addmtd addfb addeth addmisc;" \
  190. "bootm ${loadaddr}\0" \
  191. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  192. "nfsroot=${serverip}:${rootpath}\0" \
  193. "u-boot=" xstr(CONFIG_HOSTNAME) "/u-boot.img\0" \
  194. "uboot_addr=0x80000\0" \
  195. "update=nandecc sw;nand erase ${uboot_addr} 100000;" \
  196. "nand write ${loadaddr} ${uboot_addr} 80000\0" \
  197. "updatemlo=nandecc hw;nand erase 0 20000;" \
  198. "nand write ${loadaddr} 0 20000\0" \
  199. "upd=if run load;then echo Updating u-boot;if run update;" \
  200. "then echo U-Boot updated;" \
  201. "else echo Error updating u-boot !;" \
  202. "echo Board without bootloader !!;" \
  203. "fi;" \
  204. "else echo U-Boot not downloaded..exiting;fi\0" \
  205. "loadbootscript=fatload mmc 0 ${loadaddr} boot.scr\0" \
  206. "bootscript=echo Running bootscript from mmc ...; " \
  207. "source ${loadaddr}\0" \
  208. "nandargs=setenv bootargs ubi.mtd=7 " \
  209. "root=ubi0:rootfs rootfstype=ubifs\0" \
  210. "nandboot=echo Booting from nand ...; " \
  211. "run nandargs; " \
  212. "ubi part nand0,4;" \
  213. "ubi readvol ${loadaddr} kernel;" \
  214. "run addtty addmtd addfb addeth addmisc;" \
  215. "bootm ${loadaddr}\0" \
  216. "preboot=ubi part nand0,7;" \
  217. "ubi readvol ${loadaddr} splash;" \
  218. "bmp display ${loadaddr};" \
  219. "gpio set 55\0" \
  220. "swupdate_args=setenv bootargs root=/dev/ram " \
  221. "quiet loglevel=1 " \
  222. "consoleblank=0 ${swupdate_misc}\0" \
  223. "swupdate=echo Running Sw-Update...;" \
  224. "if printenv mtdparts;then echo Starting SwUpdate...; " \
  225. "else mtdparts default;fi; " \
  226. "ubi part nand0,5;" \
  227. "ubi readvol 0x82000000 kernel_recovery;" \
  228. "ubi part nand0,6;" \
  229. "ubi readvol 0x84000000 fs_recovery;" \
  230. "run swupdate_args; " \
  231. "setenv bootargs ${bootargs} " \
  232. "${mtdparts} " \
  233. "vram=6M omapfb.vram=1:2M,2:2M,3:2M " \
  234. "omapdss.def_disp=lcd;" \
  235. "bootm 0x82000000 0x84000000\0" \
  236. "bootcmd=mmc rescan;if fatload mmc 0 82000000 loadbootscr.scr;" \
  237. "then source 82000000;else run nandboot;fi\0"
  238. #define CONFIG_AUTO_COMPLETE
  239. #define CONFIG_CMDLINE_EDITING
  240. /*
  241. * Miscellaneous configurable options
  242. */
  243. #define V_PROMPT "mcx # "
  244. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  245. #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
  246. #define CONFIG_SYS_PROMPT V_PROMPT
  247. #define CONFIG_SYS_CBSIZE 1024/* Console I/O Buffer Size */
  248. /* Print Buffer Size */
  249. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  250. sizeof(CONFIG_SYS_PROMPT) + 16)
  251. #define CONFIG_SYS_MAXARGS 16 /* max number of command */
  252. /* args */
  253. /* Boot Argument Buffer Size */
  254. #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
  255. /* memtest works on */
  256. #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
  257. #define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
  258. 0x01F00000) /* 31MB */
  259. #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */
  260. /* address */
  261. #define CONFIG_PREBOOT
  262. /*
  263. * AM3517 has 12 GP timers, they can be driven by the system clock
  264. * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
  265. * This rate is divided by a local divisor.
  266. */
  267. #define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
  268. #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
  269. /*
  270. * Physical Memory Map
  271. */
  272. #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
  273. #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
  274. #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
  275. /*
  276. * FLASH and environment organization
  277. */
  278. /* **** PISMO SUPPORT *** */
  279. #define CONFIG_NAND_OMAP_GPMC
  280. #define CONFIG_ENV_IS_IN_NAND
  281. #define SMNAND_ENV_OFFSET 0x180000 /* environment starts here */
  282. /* Redundant Environment */
  283. #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
  284. #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
  285. #define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
  286. #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + \
  287. 2 * CONFIG_SYS_ENV_SECT_SIZE)
  288. #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
  289. /* Flash banks JFFS2 should use */
  290. #define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
  291. CONFIG_SYS_MAX_NAND_DEVICE)
  292. #define CONFIG_SYS_JFFS2_MEM_NAND
  293. /* use flash_info[2] */
  294. #define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
  295. #define CONFIG_SYS_JFFS2_NUM_BANKS 1
  296. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  297. #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
  298. #define CONFIG_SYS_INIT_RAM_SIZE 0x800
  299. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  300. CONFIG_SYS_INIT_RAM_SIZE - \
  301. GENERATED_GBL_DATA_SIZE)
  302. /* Defines for SPL */
  303. #define CONFIG_SPL 1
  304. #define CONFIG_SPL_FRAMEWORK
  305. #define CONFIG_SPL_BOARD_INIT
  306. #define CONFIG_SPL_NAND_SIMPLE
  307. #define CONFIG_SPL_LIBCOMMON_SUPPORT
  308. #define CONFIG_SPL_LIBDISK_SUPPORT
  309. #define CONFIG_SPL_I2C_SUPPORT
  310. #define CONFIG_SPL_MMC_SUPPORT
  311. #define CONFIG_SPL_FAT_SUPPORT
  312. #define CONFIG_SPL_LIBGENERIC_SUPPORT
  313. #define CONFIG_SPL_SERIAL_SUPPORT
  314. #define CONFIG_SPL_POWER_SUPPORT
  315. #define CONFIG_SPL_NAND_SUPPORT
  316. #define CONFIG_SPL_NAND_BASE
  317. #define CONFIG_SPL_NAND_DRIVERS
  318. #define CONFIG_SPL_NAND_ECC
  319. #define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/omap-common/u-boot-spl.lds"
  320. #define CONFIG_SPL_TEXT_BASE 0x40200000 /*CONFIG_SYS_SRAM_START*/
  321. #define CONFIG_SPL_MAX_SIZE (54 * 1024) /* 8 KB for stack */
  322. #define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
  323. /* move malloc and bss high to prevent clashing with the main image */
  324. #define CONFIG_SYS_SPL_MALLOC_START 0x8f000000
  325. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
  326. #define CONFIG_SPL_BSS_START_ADDR 0x8f080000 /* end of RAM */
  327. #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
  328. #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */
  329. #define CONFIG_SYS_MMC_SD_FAT_BOOT_PARTITION 1
  330. #define CONFIG_SPL_FAT_LOAD_PAYLOAD_NAME "u-boot.img"
  331. /* NAND boot config */
  332. #define CONFIG_SYS_NAND_PAGE_COUNT 64
  333. #define CONFIG_SYS_NAND_PAGE_SIZE 2048
  334. #define CONFIG_SYS_NAND_OOBSIZE 64
  335. #define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
  336. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  337. #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
  338. #define CONFIG_SYS_NAND_ECCPOS {40, 41, 42, 43, 44, 45, 46, 47,\
  339. 48, 49, 50, 51, 52, 53, 54, 55,\
  340. 56, 57, 58, 59, 60, 61, 62, 63}
  341. #define CONFIG_SYS_NAND_ECCSIZE 256
  342. #define CONFIG_SYS_NAND_ECCBYTES 3
  343. #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_SW
  344. #define CONFIG_SPL_NAND_SOFTECC
  345. #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
  346. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
  347. /*
  348. * ethernet support
  349. *
  350. */
  351. #if defined(CONFIG_CMD_NET)
  352. #define CONFIG_DRIVER_TI_EMAC
  353. #define CONFIG_DRIVER_TI_EMAC_USE_RMII
  354. #define CONFIG_MII
  355. #define CONFIG_BOOTP_DNS
  356. #define CONFIG_BOOTP_DNS2
  357. #define CONFIG_BOOTP_SEND_HOSTNAME
  358. #define CONFIG_NET_RETRY_COUNT 10
  359. #endif
  360. #define CONFIG_VIDEO
  361. #define CONFIG_CFB_CONSOLE
  362. #define CONFIG_VGA_AS_SINGLE_DEVICE
  363. #define CONFIG_SPLASH_SCREEN
  364. #define CONFIG_VIDEO_BMP_RLE8
  365. #define CONFIG_CMD_BMP
  366. #define CONFIG_VIDEO_OMAP3
  367. #define CONFIG_SYS_CONSOLE_IS_IN_ENV
  368. #endif /* __CONFIG_H */