arndale.h 6.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254
  1. /*
  2. * Copyright (C) 2013 Samsung Electronics
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. *
  6. * Configuration settings for the SAMSUNG Arndale board.
  7. */
  8. #ifndef __CONFIG_ARNDALE_H
  9. #define __CONFIG_ARNDALE_H
  10. /* High Level Configuration Options */
  11. #define CONFIG_SAMSUNG /* in a SAMSUNG core */
  12. #define CONFIG_S5P /* S5P Family */
  13. #define CONFIG_EXYNOS5 /* which is in a Exynos5 Family */
  14. #define CONFIG_EXYNOS5250
  15. #include <asm/arch/cpu.h> /* get chip and board defs */
  16. #define CONFIG_SYS_GENERIC_BOARD
  17. #define CONFIG_ARCH_CPU_INIT
  18. #define CONFIG_DISPLAY_CPUINFO
  19. #define CONFIG_DISPLAY_BOARDINFO
  20. #define CONFIG_OF_CONTROL
  21. #define CONFIG_OF_SEPARATE
  22. /* Allow tracing to be enabled */
  23. #define CONFIG_TRACE
  24. #define CONFIG_CMD_TRACE
  25. #define CONFIG_TRACE_BUFFER_SIZE (16 << 20)
  26. #define CONFIG_TRACE_EARLY_SIZE (8 << 20)
  27. #define CONFIG_TRACE_EARLY
  28. #define CONFIG_TRACE_EARLY_ADDR 0x50000000
  29. /* Keep L2 Cache Disabled */
  30. #define CONFIG_SYS_DCACHE_OFF
  31. #define CONFIG_SYS_SDRAM_BASE 0x40000000
  32. #define CONFIG_SYS_TEXT_BASE 0x43E00000
  33. /* input clock of PLL: SMDK5250 has 24MHz input clock */
  34. #define CONFIG_SYS_CLK_FREQ 24000000
  35. #define CONFIG_SETUP_MEMORY_TAGS
  36. #define CONFIG_CMDLINE_TAG
  37. #define CONFIG_INITRD_TAG
  38. #define CONFIG_CMDLINE_EDITING
  39. /* Power Down Modes */
  40. #define S5P_CHECK_SLEEP 0x00000BAD
  41. #define S5P_CHECK_DIDLE 0xBAD00000
  42. #define S5P_CHECK_LPA 0xABAD0000
  43. /* Offset for inform registers */
  44. #define INFORM0_OFFSET 0x800
  45. #define INFORM1_OFFSET 0x804
  46. /* Size of malloc() pool */
  47. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (4 << 20))
  48. /* select serial console configuration */
  49. #define CONFIG_BAUDRATE 115200
  50. #define EXYNOS5_DEFAULT_UART_OFFSET 0x010000
  51. #define CONFIG_SILENT_CONSOLE
  52. /* Console configuration */
  53. #define CONFIG_CONSOLE_MUX
  54. #define CONFIG_SYS_CONSOLE_IS_IN_ENV
  55. #define EXYNOS_DEVICE_SETTINGS \
  56. "stdin=serial\0" \
  57. "stdout=serial\0" \
  58. "stderr=serial\0"
  59. #define CONFIG_EXTRA_ENV_SETTINGS \
  60. EXYNOS_DEVICE_SETTINGS
  61. /* SD/MMC configuration */
  62. #define CONFIG_GENERIC_MMC
  63. #define CONFIG_MMC
  64. #define CONFIG_SDHCI
  65. #define CONFIG_S5P_SDHCI
  66. #define CONFIG_DWMMC
  67. #define CONFIG_EXYNOS_DWMMC
  68. #define CONFIG_SUPPORT_EMMC_BOOT
  69. #define CONFIG_BOUNCE_BUFFER
  70. #define CONFIG_BOARD_EARLY_INIT_F
  71. #define CONFIG_SKIP_LOWLEVEL_INIT
  72. /* PWM */
  73. #define CONFIG_PWM
  74. /* allow to overwrite serial and ethaddr */
  75. #define CONFIG_ENV_OVERWRITE
  76. /* Command definition*/
  77. #include <config_cmd_default.h>
  78. #define CONFIG_CMD_PING
  79. #define CONFIG_CMD_ELF
  80. #define CONFIG_CMD_MMC
  81. #define CONFIG_CMD_EXT2
  82. #define CONFIG_CMD_FAT
  83. #define CONFIG_CMD_NET
  84. #define CONFIG_CMD_HASH
  85. #define CONFIG_BOOTDELAY 3
  86. #define CONFIG_ZERO_BOOTDELAY_CHECK
  87. /* USB */
  88. #define CONFIG_CMD_USB
  89. #define CONFIG_USB_EHCI
  90. #define CONFIG_USB_EHCI_EXYNOS
  91. #define CONFIG_USB_STORAGE
  92. #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 3
  93. #define CONFIG_USB_HOST_ETHER
  94. #define CONFIG_USB_ETHER_ASIX
  95. /* MMC SPL */
  96. #define CONFIG_EXYNOS_SPL
  97. #define CONFIG_SPL 1
  98. #define COPY_BL2_FNPTR_ADDR 0x02020030
  99. #define CONFIG_SPL_LIBCOMMON_SUPPORT
  100. /* specific .lds file */
  101. #define CONFIG_SPL_LDSCRIPT "board/samsung/common/exynos-uboot-spl.lds"
  102. #define CONFIG_SPL_TEXT_BASE 0x02023400
  103. #define CONFIG_SPL_MAX_FOOTPRINT (14 * 1024)
  104. #define CONFIG_BOOTCOMMAND "mmc read 40007000 451 2000; bootm 40007000"
  105. /* Miscellaneous configurable options */
  106. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  107. #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
  108. #define CONFIG_SYS_PROMPT "ARNDALE # "
  109. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  110. #define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
  111. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  112. #define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
  113. /* Boot Argument Buffer Size */
  114. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  115. /* memtest works on */
  116. #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
  117. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5E00000)
  118. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x3E00000)
  119. #define CONFIG_RD_LVL
  120. #define CONFIG_NR_DRAM_BANKS 8
  121. #define SDRAM_BANK_SIZE (256UL << 20UL) /* 256 MB */
  122. #define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
  123. #define PHYS_SDRAM_1_SIZE SDRAM_BANK_SIZE
  124. #define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE)
  125. #define PHYS_SDRAM_2_SIZE SDRAM_BANK_SIZE
  126. #define PHYS_SDRAM_3 (CONFIG_SYS_SDRAM_BASE + (2 * SDRAM_BANK_SIZE))
  127. #define PHYS_SDRAM_3_SIZE SDRAM_BANK_SIZE
  128. #define PHYS_SDRAM_4 (CONFIG_SYS_SDRAM_BASE + (3 * SDRAM_BANK_SIZE))
  129. #define PHYS_SDRAM_4_SIZE SDRAM_BANK_SIZE
  130. #define PHYS_SDRAM_5 (CONFIG_SYS_SDRAM_BASE + (4 * SDRAM_BANK_SIZE))
  131. #define PHYS_SDRAM_5_SIZE SDRAM_BANK_SIZE
  132. #define PHYS_SDRAM_6 (CONFIG_SYS_SDRAM_BASE + (5 * SDRAM_BANK_SIZE))
  133. #define PHYS_SDRAM_6_SIZE SDRAM_BANK_SIZE
  134. #define PHYS_SDRAM_7 (CONFIG_SYS_SDRAM_BASE + (6 * SDRAM_BANK_SIZE))
  135. #define PHYS_SDRAM_7_SIZE SDRAM_BANK_SIZE
  136. #define PHYS_SDRAM_8 (CONFIG_SYS_SDRAM_BASE + (7 * SDRAM_BANK_SIZE))
  137. #define PHYS_SDRAM_8_SIZE SDRAM_BANK_SIZE
  138. #define CONFIG_SYS_MONITOR_BASE 0x00000000
  139. /* FLASH and environment organization */
  140. #define CONFIG_SYS_NO_FLASH
  141. #undef CONFIG_CMD_IMLS
  142. #define CONFIG_IDENT_STRING " for ARNDALE"
  143. #define CONFIG_SYS_MMC_ENV_DEV 0
  144. #define CONFIG_ENV_IS_IN_MMC
  145. #define CONFIG_SECURE_BL1_ONLY
  146. /* Secure FW size configuration */
  147. #ifdef CONFIG_SECURE_BL1_ONLY
  148. #define CONFIG_SEC_FW_SIZE (8 << 10) /* 8KB */
  149. #else
  150. #define CONFIG_SEC_FW_SIZE 0
  151. #endif
  152. /* Configuration of BL1, BL2, ENV Blocks on mmc */
  153. #define CONFIG_RES_BLOCK_SIZE (512)
  154. #define CONFIG_BL1_SIZE (16 << 10) /*16 K reserved for BL1*/
  155. #define CONFIG_BL2_SIZE (512UL << 10UL) /* 512 KB */
  156. #define CONFIG_ENV_SIZE (16 << 10) /* 16 KB */
  157. #define CONFIG_BL1_OFFSET (CONFIG_RES_BLOCK_SIZE + CONFIG_SEC_FW_SIZE)
  158. #define CONFIG_BL2_OFFSET (CONFIG_BL1_OFFSET + CONFIG_BL1_SIZE)
  159. #define CONFIG_ENV_OFFSET (CONFIG_BL2_OFFSET + CONFIG_BL2_SIZE)
  160. /* U-boot copy size from boot Media to DRAM.*/
  161. #define BL2_START_OFFSET (CONFIG_BL2_OFFSET/512)
  162. #define BL2_SIZE_BLOC_COUNT (CONFIG_BL2_SIZE/512)
  163. #define CONFIG_DOS_PARTITION
  164. #define CONFIG_EFI_PARTITION
  165. #define CONFIG_CMD_PART
  166. #define CONFIG_PARTITION_UUIDS
  167. #define CONFIG_IRAM_STACK 0x02050000
  168. #define CONFIG_SYS_INIT_SP_ADDR CONFIG_IRAM_STACK
  169. /* I2C */
  170. #define CONFIG_SYS_I2C_INIT_BOARD
  171. #define CONFIG_SYS_I2C
  172. #define CONFIG_CMD_I2C
  173. #define CONFIG_SYS_I2C_S3C24X0_SPEED 100000 /* 100 Kbps */
  174. #define CONFIG_SYS_I2C_S3C24X0
  175. #define CONFIG_MAX_I2C_NUM 8
  176. #define CONFIG_SYS_I2C_S3C24X0_SLAVE 0x0
  177. #define CONFIG_I2C_EDID
  178. /* PMIC */
  179. #define CONFIG_PMIC
  180. #define CONFIG_POWER_I2C
  181. #define CONFIG_POWER_MAX77686
  182. #define CONFIG_DEFAULT_DEVICE_TREE exynos5250-arndale
  183. #define CONFIG_PREBOOT
  184. /* Ethernet Controllor Driver */
  185. #ifdef CONFIG_CMD_NET
  186. #define CONFIG_SMC911X
  187. #define CONFIG_SMC911X_BASE 0x5000000
  188. #define CONFIG_SMC911X_16_BIT
  189. #define CONFIG_ENV_SROM_BANK 1
  190. #endif /*CONFIG_CMD_NET*/
  191. /* Enable PXE Support */
  192. #ifdef CONFIG_CMD_NET
  193. #define CONFIG_CMD_PXE
  194. #define CONFIG_MENU
  195. #endif
  196. /* Enable devicetree support */
  197. #define CONFIG_OF_LIBFDT
  198. /* Enable Time Command */
  199. #define CONFIG_CMD_TIME
  200. #endif /* __CONFIG_H */