sama5d3_xplained.h 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Configuration settings for the SAMA5D3 Xplained board.
  4. *
  5. * Copyright (C) 2014 Atmel Corporation
  6. * Bo Shen <voice.shen@atmel.com>
  7. */
  8. #ifndef __CONFIG_H
  9. #define __CONFIG_H
  10. #include "at91-sama5_common.h"
  11. /*
  12. * This needs to be defined for the OHCI code to work but it is defined as
  13. * ATMEL_ID_UHPHS in the CPU specific header files.
  14. */
  15. #define ATMEL_ID_UHP 32
  16. /*
  17. * Specify the clock enable bit in the PMC_SCER register.
  18. */
  19. #define ATMEL_PMC_UHP (1 << 6)
  20. /* SDRAM */
  21. #define CONFIG_SYS_SDRAM_BASE 0x20000000
  22. #define CONFIG_SYS_SDRAM_SIZE 0x10000000
  23. #ifdef CONFIG_SPL_BUILD
  24. #define CONFIG_SYS_INIT_SP_ADDR 0x318000
  25. #else
  26. #define CONFIG_SYS_INIT_SP_ADDR \
  27. (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
  28. #endif
  29. /* NAND flash */
  30. #ifdef CONFIG_CMD_NAND
  31. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  32. #define CONFIG_SYS_NAND_BASE 0x60000000
  33. /* our ALE is AD21 */
  34. #define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
  35. /* our CLE is AD22 */
  36. #define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
  37. #define CONFIG_SYS_NAND_ONFI_DETECTION
  38. #endif
  39. /* USB */
  40. #ifdef CONFIG_CMD_USB
  41. #define CONFIG_USB_ATMEL
  42. #define CONFIG_USB_ATMEL_CLK_SEL_UPLL
  43. #define CONFIG_USB_OHCI_NEW
  44. #define CONFIG_SYS_USB_OHCI_CPU_INIT
  45. #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00600000
  46. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "SAMA5D3 Xplained"
  47. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
  48. #endif
  49. #define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
  50. /* SPL */
  51. #define CONFIG_SPL_TEXT_BASE 0x300000
  52. #define CONFIG_SPL_MAX_SIZE 0x18000
  53. #define CONFIG_SPL_BSS_START_ADDR 0x20000000
  54. #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
  55. #define CONFIG_SYS_SPL_MALLOC_START 0x20080000
  56. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
  57. #define CONFIG_SYS_MONITOR_LEN (512 << 10)
  58. #ifdef CONFIG_SD_BOOT
  59. #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
  60. #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
  61. #elif CONFIG_NAND_BOOT
  62. #define CONFIG_SPL_NAND_DRIVERS
  63. #define CONFIG_SPL_NAND_BASE
  64. #endif
  65. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
  66. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  67. #define CONFIG_SYS_NAND_PAGE_SIZE 0x800
  68. #define CONFIG_SYS_NAND_PAGE_COUNT 64
  69. #define CONFIG_SYS_NAND_OOBSIZE 64
  70. #define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000
  71. #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0
  72. #endif