123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250 |
- /*
- * (C) Copyright 2010
- * Texas Instruments, <www.ti.com>
- *
- * Aneesh V <aneesh@ti.com>
- *
- * SPDX-License-Identifier: GPL-2.0+
- */
- #ifndef _CLOCKS_OMAP4_H_
- #define _CLOCKS_OMAP4_H_
- #include <common.h>
- #include <asm/omap_common.h>
- /*
- * Assuming a maximum of 1.5 GHz ARM speed and a minimum of 2 cycles per
- * loop, allow for a minimum of 2 ms wait (in reality the wait will be
- * much more than that)
- */
- #define LDELAY 1000000
- /* CM_DLL_CTRL */
- #define CM_DLL_CTRL_OVERRIDE_SHIFT 0
- #define CM_DLL_CTRL_OVERRIDE_MASK (1 << 0)
- #define CM_DLL_CTRL_NO_OVERRIDE 0
- /* CM_CLKMODE_DPLL */
- #define CM_CLKMODE_DPLL_REGM4XEN_SHIFT 11
- #define CM_CLKMODE_DPLL_REGM4XEN_MASK (1 << 11)
- #define CM_CLKMODE_DPLL_LPMODE_EN_SHIFT 10
- #define CM_CLKMODE_DPLL_LPMODE_EN_MASK (1 << 10)
- #define CM_CLKMODE_DPLL_RELOCK_RAMP_EN_SHIFT 9
- #define CM_CLKMODE_DPLL_RELOCK_RAMP_EN_MASK (1 << 9)
- #define CM_CLKMODE_DPLL_DRIFTGUARD_EN_SHIFT 8
- #define CM_CLKMODE_DPLL_DRIFTGUARD_EN_MASK (1 << 8)
- #define CM_CLKMODE_DPLL_RAMP_RATE_SHIFT 5
- #define CM_CLKMODE_DPLL_RAMP_RATE_MASK (0x7 << 5)
- #define CM_CLKMODE_DPLL_EN_SHIFT 0
- #define CM_CLKMODE_DPLL_EN_MASK (0x7 << 0)
- #define CM_CLKMODE_DPLL_DPLL_EN_SHIFT 0
- #define CM_CLKMODE_DPLL_DPLL_EN_MASK 7
- #define DPLL_EN_STOP 1
- #define DPLL_EN_MN_BYPASS 4
- #define DPLL_EN_LOW_POWER_BYPASS 5
- #define DPLL_EN_FAST_RELOCK_BYPASS 6
- #define DPLL_EN_LOCK 7
- /* CM_IDLEST_DPLL fields */
- #define ST_DPLL_CLK_MASK 1
- /* CM_CLKSEL_DPLL */
- #define CM_CLKSEL_DPLL_DPLL_SD_DIV_SHIFT 24
- #define CM_CLKSEL_DPLL_DPLL_SD_DIV_MASK (0xFF << 24)
- #define CM_CLKSEL_DPLL_M_SHIFT 8
- #define CM_CLKSEL_DPLL_M_MASK (0x7FF << 8)
- #define CM_CLKSEL_DPLL_N_SHIFT 0
- #define CM_CLKSEL_DPLL_N_MASK 0x7F
- #define CM_CLKSEL_DCC_EN_SHIFT 22
- #define CM_CLKSEL_DCC_EN_MASK (1 << 22)
- /* CM_SYS_CLKSEL */
- #define CM_SYS_CLKSEL_SYS_CLKSEL_MASK 7
- /* CM_CLKSEL_CORE */
- #define CLKSEL_CORE_SHIFT 0
- #define CLKSEL_L3_SHIFT 4
- #define CLKSEL_L4_SHIFT 8
- #define CLKSEL_CORE_X2_DIV_1 0
- #define CLKSEL_L3_CORE_DIV_2 1
- #define CLKSEL_L4_L3_DIV_2 1
- /* CM_ABE_PLL_REF_CLKSEL */
- #define CM_ABE_PLL_REF_CLKSEL_CLKSEL_SHIFT 0
- #define CM_ABE_PLL_REF_CLKSEL_CLKSEL_MASK 1
- #define CM_ABE_PLL_REF_CLKSEL_CLKSEL_SYSCLK 0
- #define CM_ABE_PLL_REF_CLKSEL_CLKSEL_32KCLK 1
- /* CM_BYPCLK_DPLL_IVA */
- #define CM_BYPCLK_DPLL_IVA_CLKSEL_SHIFT 0
- #define CM_BYPCLK_DPLL_IVA_CLKSEL_MASK 3
- #define DPLL_IVA_CLKSEL_CORE_X2_DIV_2 1
- /* CM_SHADOW_FREQ_CONFIG1 */
- #define SHADOW_FREQ_CONFIG1_FREQ_UPDATE_MASK 1
- #define SHADOW_FREQ_CONFIG1_DLL_OVERRIDE_MASK 4
- #define SHADOW_FREQ_CONFIG1_DLL_RESET_MASK 8
- #define SHADOW_FREQ_CONFIG1_DPLL_EN_SHIFT 8
- #define SHADOW_FREQ_CONFIG1_DPLL_EN_MASK (7 << 8)
- #define SHADOW_FREQ_CONFIG1_M2_DIV_SHIFT 11
- #define SHADOW_FREQ_CONFIG1_M2_DIV_MASK (0x1F << 11)
- /*CM_<clock_domain>__CLKCTRL */
- #define CD_CLKCTRL_CLKTRCTRL_SHIFT 0
- #define CD_CLKCTRL_CLKTRCTRL_MASK 3
- #define CD_CLKCTRL_CLKTRCTRL_NO_SLEEP 0
- #define CD_CLKCTRL_CLKTRCTRL_SW_SLEEP 1
- #define CD_CLKCTRL_CLKTRCTRL_SW_WKUP 2
- #define CD_CLKCTRL_CLKTRCTRL_HW_AUTO 3
- /* CM_<clock_domain>_<module>_CLKCTRL */
- #define MODULE_CLKCTRL_MODULEMODE_SHIFT 0
- #define MODULE_CLKCTRL_MODULEMODE_MASK 3
- #define MODULE_CLKCTRL_IDLEST_SHIFT 16
- #define MODULE_CLKCTRL_IDLEST_MASK (3 << 16)
- #define MODULE_CLKCTRL_MODULEMODE_SW_DISABLE 0
- #define MODULE_CLKCTRL_MODULEMODE_HW_AUTO 1
- #define MODULE_CLKCTRL_MODULEMODE_SW_EXPLICIT_EN 2
- #define MODULE_CLKCTRL_IDLEST_FULLY_FUNCTIONAL 0
- #define MODULE_CLKCTRL_IDLEST_TRANSITIONING 1
- #define MODULE_CLKCTRL_IDLEST_IDLE 2
- #define MODULE_CLKCTRL_IDLEST_DISABLED 3
- /* CM_L4PER_GPIO4_CLKCTRL */
- #define GPIO4_CLKCTRL_OPTFCLKEN_MASK (1 << 8)
- /* CM_L3INIT_HSMMCn_CLKCTRL */
- #define HSMMC_CLKCTRL_CLKSEL_MASK (1 << 24)
- /* CM_WKUP_GPTIMER1_CLKCTRL */
- #define GPTIMER1_CLKCTRL_CLKSEL_MASK (1 << 24)
- /* CM_CAM_ISS_CLKCTRL */
- #define ISS_CLKCTRL_OPTFCLKEN_MASK (1 << 8)
- /* CM_DSS_DSS_CLKCTRL */
- #define DSS_CLKCTRL_OPTFCLKEN_MASK 0xF00
- /* CM_L3INIT_USBPHY_CLKCTRL */
- #define USBPHY_CLKCTRL_OPTFCLKEN_PHY_48M_MASK 8
- /* CM_MPU_MPU_CLKCTRL */
- #define MPU_CLKCTRL_CLKSEL_EMIF_DIV_MODE_SHIFT 24
- #define MPU_CLKCTRL_CLKSEL_EMIF_DIV_MODE_MASK (1 << 24)
- #define MPU_CLKCTRL_CLKSEL_ABE_DIV_MODE_SHIFT 25
- #define MPU_CLKCTRL_CLKSEL_ABE_DIV_MODE_MASK (1 << 25)
- /* Clock frequencies */
- #define OMAP_SYS_CLK_IND_38_4_MHZ 6
- /* PRM_VC_VAL_BYPASS */
- #define PRM_VC_I2C_CHANNEL_FREQ_KHZ 400
- /* PMIC */
- #define SMPS_I2C_SLAVE_ADDR 0x12
- /* TWL6030 SMPS */
- #define SMPS_REG_ADDR_VCORE1 0x55
- #define SMPS_REG_ADDR_VCORE2 0x5B
- #define SMPS_REG_ADDR_VCORE3 0x61
- /* TWL6032 SMPS */
- #define SMPS_REG_ADDR_SMPS1 0x55
- #define SMPS_REG_ADDR_SMPS2 0x5B
- #define SMPS_REG_ADDR_SMPS5 0x49
- #define PHOENIX_SMPS_BASE_VOLT_STD_MODE_UV 607700
- #define PHOENIX_SMPS_BASE_VOLT_STD_MODE_WITH_OFFSET_UV 709000
- /* TPS */
- #define TPS62361_I2C_SLAVE_ADDR 0x60
- #define TPS62361_REG_ADDR_SET0 0x0
- #define TPS62361_REG_ADDR_SET1 0x1
- #define TPS62361_REG_ADDR_SET2 0x2
- #define TPS62361_REG_ADDR_SET3 0x3
- #define TPS62361_REG_ADDR_CTRL 0x4
- #define TPS62361_REG_ADDR_TEMP 0x5
- #define TPS62361_REG_ADDR_RMP_CTRL 0x6
- #define TPS62361_REG_ADDR_CHIP_ID 0x8
- #define TPS62361_REG_ADDR_CHIP_ID_2 0x9
- #define TPS62361_BASE_VOLT_MV 500
- #define TPS62361_VSEL0_GPIO 7
- /* AUXCLKx reg fields */
- #define AUXCLK_ENABLE_MASK (1 << 8)
- #define AUXCLK_SRCSELECT_SHIFT 1
- #define AUXCLK_SRCSELECT_MASK (3 << 1)
- #define AUXCLK_CLKDIV_SHIFT 16
- #define AUXCLK_CLKDIV_MASK (0xF << 16)
- #define AUXCLK_SRCSELECT_SYS_CLK 0
- #define AUXCLK_SRCSELECT_CORE_DPLL 1
- #define AUXCLK_SRCSELECT_PER_DPLL 2
- #define AUXCLK_SRCSELECT_ALTERNATE 3
- #define AUXCLK_CLKDIV_2 1
- #define AUXCLK_CLKDIV_16 0xF
- /* ALTCLKSRC */
- #define ALTCLKSRC_MODE_MASK 3
- #define ALTCLKSRC_ENABLE_INT_MASK 4
- #define ALTCLKSRC_ENABLE_EXT_MASK 8
- #define ALTCLKSRC_MODE_ACTIVE 1
- #define DPLL_NO_LOCK 0
- #define DPLL_LOCK 1
- /* Clock Defines */
- #define V_OSCK 38400000 /* Clock output from T2 */
- #define V_SCLK V_OSCK
- struct omap4_scrm_regs {
- u32 revision; /* 0x0000 */
- u32 pad00[63];
- u32 clksetuptime; /* 0x0100 */
- u32 pmicsetuptime; /* 0x0104 */
- u32 pad01[2];
- u32 altclksrc; /* 0x0110 */
- u32 pad02[2];
- u32 c2cclkm; /* 0x011c */
- u32 pad03[56];
- u32 extclkreq; /* 0x0200 */
- u32 accclkreq; /* 0x0204 */
- u32 pwrreq; /* 0x0208 */
- u32 pad04[1];
- u32 auxclkreq0; /* 0x0210 */
- u32 auxclkreq1; /* 0x0214 */
- u32 auxclkreq2; /* 0x0218 */
- u32 auxclkreq3; /* 0x021c */
- u32 auxclkreq4; /* 0x0220 */
- u32 auxclkreq5; /* 0x0224 */
- u32 pad05[3];
- u32 c2cclkreq; /* 0x0234 */
- u32 pad06[54];
- u32 auxclk0; /* 0x0310 */
- u32 auxclk1; /* 0x0314 */
- u32 auxclk2; /* 0x0318 */
- u32 auxclk3; /* 0x031c */
- u32 auxclk4; /* 0x0320 */
- u32 auxclk5; /* 0x0324 */
- u32 pad07[54];
- u32 rsttime_reg; /* 0x0400 */
- u32 pad08[6];
- u32 c2crstctrl; /* 0x041c */
- u32 extpwronrstctrl; /* 0x0420 */
- u32 pad09[59];
- u32 extwarmrstst_reg; /* 0x0510 */
- u32 apewarmrstst_reg; /* 0x0514 */
- u32 pad10[1];
- u32 c2cwarmrstst_reg; /* 0x051C */
- };
- #endif /* _CLOCKS_OMAP4_H_ */
|