cortina.h 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475
  1. /*
  2. * Cortina PHY drivers
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. *
  6. * Copyright 2014 Freescale Semiconductor, Inc.
  7. */
  8. #ifndef _CORTINA_H_
  9. #define _CORTINA_H_
  10. #define VILLA_GLOBAL_CHIP_ID_LSB 0x000
  11. #define VILLA_GLOBAL_CHIP_ID_MSB 0x001
  12. #define VILLA_GLOBAL_BIST_CONTROL 0x002
  13. #define VILLA_GLOBAL_BIST_STATUS 0x003
  14. #define VILLA_GLOBAL_LINE_SOFT_RESET 0x007
  15. #define VILLA_GLOBAL_HOST_SOFT_RESET 0x008
  16. #define VILLA_GLOBAL_DWNLD_CHECKSUM_CTRL 0x00A
  17. #define VILLA_GLOBAL_DWNLD_CHECKSUM_STATUS 0x00B
  18. #define VILLA_GLOBAL_MSEQCLKCTRL 0x00E
  19. #define VILLA_MSEQ_OPTIONS 0x1D0
  20. #define VILLA_MSEQ_PC 0x1D3
  21. #define VILLA_MSEQ_BANKSELECT 0x1DF
  22. #define VILLA_DSP_SDS_DSP_COEF_DFE0_SELECT 0x2DB
  23. #define VILLA_DSP_SDS_SERDES_SRX_DFE0_SELECT 0x36E
  24. #define VILLA_LINE_SDS_COMMON_SRX0_RX_LOOP_FILTER 0x403
  25. #define VILLA_LINE_SDS_COMMON_SRX0_RX_CPA 0x404
  26. #define VILLA_LINE_SDS_COMMON_SRX0_RX_CPB 0x405
  27. #define VILLA_DSP_SDS_SERDES_SRX_FFE_DELAY_CTRL 0x369
  28. #define VILLA_MSEQ_ENABLE_MSB 0x194
  29. #define VILLA_MSEQ_SPARE21_LSB 0x226
  30. #define VILLA_MSEQ_RESET_COUNT_LSB 0x1E0
  31. #define VILLA_MSEQ_SPARE12_MSB 0x215
  32. #define VILLA_MSEQ_SPARE2_LSB 0x200
  33. #define VILLA_MSEQ_SPARE7_LSB 0x20A
  34. #define VILLA_MSEQ_SPARE9_LSB 0x20E
  35. #define VILLA_MSEQ_SPARE3_LSB 0x202
  36. #define VILLA_MSEQ_SPARE3_MSB 0x203
  37. #define VILLA_MSEQ_SPARE8_LSB 0x20C
  38. #define VILLA_MSEQ_SPARE8_MSB 0x20D
  39. #define VILLA_MSEQ_COEF8_FFE0_LSB 0x1E2
  40. #define VILLA_MSEQ_COEF8_FFE1_LSB 0x1E4
  41. #define VILLA_MSEQ_COEF8_FFE2_LSB 0x1E6
  42. #define VILLA_MSEQ_COEF8_FFE3_LSB 0x1E8
  43. #define VILLA_MSEQ_COEF8_FFE4_LSB 0x1EA
  44. #define VILLA_MSEQ_COEF8_FFE5_LSB 0x1EC
  45. #define VILLA_MSEQ_COEF8_DFE0_LSB 0x1F0
  46. #define VILLA_MSEQ_COEF8_DFE0N_LSB 0x1EE
  47. #define VILLA_MSEQ_COEF8_DFE1_LSB 0x1F2
  48. #define VILLA_DSP_SDS_DSP_COEF_LARGE_LEAK 0x2E2
  49. #define VILLA_DSP_SDS_SERDES_SRX_DAC_ENABLEB_LSB 0x360
  50. #define VILLA_MSEQ_POWER_DOWN_LSB 0x198
  51. #define VILLA_MSEQ_POWER_DOWN_MSB 0x199
  52. #define VILLA_MSEQ_CAL_RX_SLICER 0x1B8
  53. #define VILLA_DSP_SDS_SERDES_SRX_DAC_BIAS_SELECT1_MSB 0x365
  54. #define VILLA_MSEQ_COEF_INIT_SEL 0x1AE
  55. #define VILLA_DSP_SDS_DSP_PRECODEDINITFFE21 0x26A
  56. #define VILLA_MSEQ_SERDES_PARAM_LSB 0x195
  57. #define VILLA_MSEQ_SPARE25_LSB 0x22E
  58. #define VILLA_MSEQ_SPARE23_LSB 0x22A
  59. #define VILLA_MSEQ_CAL_RX_DFE_EQ 0x1BA
  60. #define VILLA_GLOBAL_VILLA2_COMPATIBLE 0x030
  61. #define VILLA_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLA 0x812
  62. #define VILLA_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLB 0x813
  63. #define VILLA_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLA 0x427
  64. #define VILLA_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLB 0x428
  65. #define mseq_edc_bist_done (0x1<<0)
  66. #define mseq_edc_bist_fail (0x1<<8)
  67. struct cortina_reg_config {
  68. unsigned short reg_addr;
  69. unsigned short reg_value;
  70. };
  71. #endif