mt7623a-unielec-u7623-02-emmc.dts 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211
  1. /*
  2. * Copyright (C) 2018 MediaTek Inc.
  3. * Author: Ryder Lee <ryder.lee@mediatek.com>
  4. *
  5. * SPDX-License-Identifier: (GPL-2.0 OR MIT)
  6. */
  7. /dts-v1/;
  8. #include "mt7623.dtsi"
  9. #include "mt7623-u-boot.dtsi"
  10. / {
  11. model = "UniElec U7623-02 eMMC";
  12. compatible = "unielec,u7623-02-emmc", "mediatek,mt7623";
  13. memory@80000000 {
  14. device_type = "memory";
  15. reg = <0 0x80000000 0 0x20000000>;
  16. };
  17. chosen {
  18. stdout-path = &uart2;
  19. tick-timer = &timer0;
  20. };
  21. reg_1p8v: regulator-1p8v {
  22. compatible = "regulator-fixed";
  23. regulator-name = "fixed-1.8V";
  24. regulator-min-microvolt = <1800000>;
  25. regulator-max-microvolt = <1800000>;
  26. regulator-boot-on;
  27. regulator-always-on;
  28. };
  29. reg_3p3v: regulator-3p3v {
  30. compatible = "regulator-fixed";
  31. regulator-name = "fixed-3.3V";
  32. regulator-min-microvolt = <3300000>;
  33. regulator-max-microvolt = <3300000>;
  34. regulator-boot-on;
  35. regulator-always-on;
  36. };
  37. reg_5v: regulator-5v {
  38. compatible = "regulator-fixed";
  39. regulator-name = "fixed-5V";
  40. regulator-min-microvolt = <5000000>;
  41. regulator-max-microvolt = <5000000>;
  42. regulator-boot-on;
  43. regulator-always-on;
  44. };
  45. leds {
  46. compatible = "gpio-leds";
  47. led3 {
  48. label = "u7623-01:green:led3";
  49. gpios = <&gpio 14 GPIO_ACTIVE_LOW>;
  50. default-state = "off";
  51. };
  52. led4 {
  53. label = "u7623-01:green:led4";
  54. gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
  55. default-state = "off";
  56. };
  57. };
  58. };
  59. &eth {
  60. status = "okay";
  61. mediatek,gmac-id = <0>;
  62. phy-mode = "rgmii";
  63. mediatek,switch = "mt7530";
  64. mediatek,mcm;
  65. fixed-link {
  66. speed = <1000>;
  67. full-duplex;
  68. };
  69. };
  70. &mmc0 {
  71. pinctrl-names = "default";
  72. pinctrl-0 = <&mmc0_pins_default>;
  73. status = "okay";
  74. bus-width = <8>;
  75. max-frequency = <50000000>;
  76. cap-mmc-highspeed;
  77. vmmc-supply = <&reg_3p3v>;
  78. vqmmc-supply = <&reg_1p8v>;
  79. non-removable;
  80. };
  81. &pinctrl {
  82. ephy_default: ephy_default {
  83. mux {
  84. function = "eth";
  85. groups = "mdc_mdio", "ephy";
  86. };
  87. conf {
  88. pins = "G2_TXEN", "G2_TXD0", "G2_TXD1", "G2_TXD2",
  89. "G2_TXD3", "G2_TXC", "G2_RXC", "G2_RXD0",
  90. "G2_RXD1", "G2_RXD2", "G2_RXD3", "G2_RXDV",
  91. "MDC", "MDIO";
  92. drive-strength = <12>;
  93. mediatek,tdsel = <5>;
  94. };
  95. };
  96. mmc0_pins_default: mmc0default {
  97. mux {
  98. function = "msdc";
  99. groups = "msdc0";
  100. };
  101. conf-cmd-data {
  102. pins = "MSDC0_CMD", "MSDC0_DAT0", "MSDC0_DAT1",
  103. "MSDC0_DAT2", "MSDC0_DAT3", "MSDC0_DAT4",
  104. "MSDC0_DAT5", "MSDC0_DAT6", "MSDC0_DAT7";
  105. input-enable;
  106. bias-pull-up;
  107. };
  108. conf-clk {
  109. pins = "MSDC0_CLK";
  110. bias-pull-down;
  111. };
  112. conf-rst {
  113. pins = "MSDC0_RSTB";
  114. bias-pull-up;
  115. };
  116. };
  117. pcie_default: pcie-default {
  118. mux {
  119. function = "pcie";
  120. groups = "pcie0_0_perst", "pcie1_0_perst";
  121. };
  122. };
  123. uart0_pins_a: uart0-default {
  124. mux {
  125. function = "uart";
  126. groups = "uart0_0_txd_rxd";
  127. };
  128. };
  129. uart1_pins_a: uart1-default {
  130. mux {
  131. function = "uart";
  132. groups = "uart1_0_txd_rxd";
  133. };
  134. };
  135. uart2_pins_a: uart2-default {
  136. mux {
  137. function = "uart";
  138. groups = "uart2_0_txd_rxd";
  139. };
  140. };
  141. uart2_pins_b: uart2-alt {
  142. mux {
  143. function = "uart";
  144. groups = "uart2_1_txd_rxd";
  145. };
  146. };
  147. };
  148. &pcie {
  149. pinctrl-names = "default";
  150. pinctrl-0 = <&pcie_default>;
  151. status = "okay";
  152. pcie@0,0 {
  153. status = "okay";
  154. };
  155. pcie@1,0 {
  156. status = "okay";
  157. };
  158. };
  159. &pcie0_phy {
  160. status = "okay";
  161. };
  162. &pcie1_phy {
  163. status = "okay";
  164. };
  165. &uart0 {
  166. pinctrl-names = "default";
  167. pinctrl-0 = <&uart0_pins_a>;
  168. status = "okay";
  169. };
  170. &uart1 {
  171. pinctrl-names = "default";
  172. pinctrl-0 = <&uart1_pins_a>;
  173. status = "okay";
  174. };
  175. &uart2 {
  176. pinctrl-names = "default";
  177. pinctrl-0 = <&uart2_pins_b>;
  178. status = "okay";
  179. };