incaip.h 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156
  1. /*
  2. * (C) Copyright 2003
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. /*
  24. * This file contains the configuration parameters for the INCA-IP board.
  25. */
  26. #ifndef __CONFIG_H
  27. #define __CONFIG_H
  28. #define CONFIG_MIPS32 1 /* MIPS 4Kc CPU core */
  29. #define CONFIG_INCA_IP 1 /* on a INCA-IP Board */
  30. /* allowed values: 100000000 and 150000000 */
  31. #define CPU_CLOCK_RATE 150000000 /* 150 MHz clock for the MIPS core */
  32. #if CPU_CLOCK_RATE == 100000000
  33. #define INFINEON_EBU_BOOTCFG 0x20C4 /* CMULT = 4 for 100 MHz */
  34. #else
  35. #define INFINEON_EBU_BOOTCFG 0x40C4 /* CMULT = 8 for 150 MHz */
  36. #endif
  37. #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
  38. #define CONFIG_BAUDRATE 115200
  39. /* valid baudrates */
  40. #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  41. #define CONFIG_TIMESTAMP /* Print image info with timestamp */
  42. #define CONFIG_PREBOOT "echo;" \
  43. "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
  44. "echo"
  45. #undef CONFIG_BOOTARGS
  46. #define CONFIG_EXTRA_ENV_SETTINGS \
  47. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  48. "nfsroot=$(serverip):$(rootpath)\0" \
  49. "ramargs=setenv bootargs root=/dev/ram rw\0" \
  50. "addip=setenv bootargs $(bootargs) " \
  51. "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask)" \
  52. ":$(hostname):$(netdev):off\0" \
  53. "addmisc=setenv bootargs $(bootargs) " \
  54. "console=ttyS0,$(baudrate) " \
  55. "ethaddr=$(ethaddr) " \
  56. "panic=1\0" \
  57. "flash_nfs=run nfsargs addip addmisc;" \
  58. "bootm $(kernel_addr)\0" \
  59. "flash_self=run ramargs addip addmisc;" \
  60. "bootm $(kernel_addr) $(ramdisk_addr)\0" \
  61. "net_nfs=tftp 80500000 $(bootfile);" \
  62. "run nfsargs addip addmisc;bootm\0" \
  63. "rootpath=/opt/eldk/mips_4KC\0" \
  64. "bootfile=/tftpboot/INCA/uImage\0" \
  65. "kernel_addr=B0040000\0" \
  66. "ramdisk_addr=B0100000\0" \
  67. "u-boot=/tftpboot/INCA/u-boot.bin\0" \
  68. "load=tftp 80500000 $(u-boot)\0" \
  69. "update=protect off 1:0-2;era 1:0-2;" \
  70. "cp.b 80500000 B0000000 $(filesize)\0" \
  71. ""
  72. #define CONFIG_BOOTCOMMAND "run flash_self"
  73. #define CONFIG_COMMANDS (CONFIG_CMD_DFL | \
  74. CFG_CMD_ASKENV | \
  75. CFG_CMD_DHCP | \
  76. CFG_CMD_ELF )
  77. #include <cmd_confdefs.h>
  78. /*
  79. * Miscellaneous configurable options
  80. */
  81. #define CFG_LONGHELP /* undef to save memory */
  82. #define CFG_PROMPT "INCA-IP # " /* Monitor Command Prompt */
  83. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  84. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  85. #define CFG_MAXARGS 16 /* max number of command args*/
  86. #define CFG_MALLOC_LEN 128*1024
  87. #define CFG_BOOTPARAMS_LEN 128*1024
  88. #define CFG_HZ (CPU_CLOCK_RATE/2)
  89. #define CFG_SDRAM_BASE 0x80000000
  90. #define CFG_LOAD_ADDR 0x80100000 /* default load address */
  91. #define CFG_MEMTEST_START 0x80100000
  92. #define CFG_MEMTEST_END 0x80800000
  93. /*-----------------------------------------------------------------------
  94. * FLASH and environment organization
  95. */
  96. #define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
  97. #define CFG_MAX_FLASH_SECT (128) /* max number of sectors on one chip */
  98. #define PHYS_FLASH_1 0xb0000000 /* Flash Bank #1 */
  99. #define PHYS_FLASH_2 0xb0800000 /* Flash Bank #2 */
  100. /* The following #defines are needed to get flash environment right */
  101. #define CFG_MONITOR_BASE TEXT_BASE
  102. #define CFG_MONITOR_LEN (192 << 10)
  103. #define CFG_INIT_SP_OFFSET 0x400000
  104. #define CFG_FLASH_BASE PHYS_FLASH_1
  105. /* timeout values are in ticks */
  106. #define CFG_FLASH_ERASE_TOUT (2 * CFG_HZ) /* Timeout for Flash Erase */
  107. #define CFG_FLASH_WRITE_TOUT (2 * CFG_HZ) /* Timeout for Flash Write */
  108. #define CFG_ENV_IS_IN_FLASH 1
  109. /* Address and size of Primary Environment Sector */
  110. #define CFG_ENV_ADDR 0xB0030000
  111. #define CFG_ENV_SIZE 0x10000
  112. #define CONFIG_FLASH_16BIT
  113. #define CONFIG_NR_DRAM_BANKS 1
  114. #define CONFIG_INCA_IP_SWITCH
  115. #define CONFIG_NET_MULTI
  116. /*-----------------------------------------------------------------------
  117. * Cache Configuration
  118. */
  119. #define CFG_DCACHE_SIZE 4096
  120. #define CFG_ICACHE_SIZE 4096
  121. #define CFG_CACHELINE_SIZE 16
  122. #endif /* __CONFIG_H */