123456789101112131415161718192021222324252627282930 |
- #PBI commands
- #Initialize CPC1
- 09010000 00200400
- 09138000 00000000
- 091380c0 00000100
- #Configure CPC1 as 512KB SRAM
- 09010100 00000000
- 09010104 fff80009
- 09010f00 08000000
- 09010000 80000000
- #Configure LAW for CPC1
- 09000d00 00000000
- 09000d04 fff80000
- 09000d08 81000012
- #Configure alternate space
- 09000010 00000000
- 09000014 ff000000
- 09000018 81000000
- #Configure SPI controller
- 09110000 80000403
- 09110020 2d170008
- 09110024 00100008
- 09110028 00100008
- 0911002c 00100008
- #slowing down the MDC clock to make it <= 2.5 MHZ
- 094fc030 00008148
- 094fd030 00008148
- #Flush PBL data
- 09138000 00000000
- 091380c0 00000000
|