Kconfig 2.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. menu "FPGA support"
  2. config FPGA
  3. bool
  4. config FPGA_ALTERA
  5. bool "Enable Altera FPGA drivers"
  6. select FPGA
  7. help
  8. Say Y here to enable the Altera FPGA driver
  9. This provides basic infrastructure to support Altera FPGA devices.
  10. Enable Altera FPGA specific functions which includes bitstream
  11. (in BIT format), fpga and device validation.
  12. config FPGA_SOCFPGA
  13. bool "Enable Gen5 and Arria10 common FPGA drivers"
  14. select FPGA_ALTERA
  15. help
  16. Say Y here to enable the Gen5 and Arria10 common FPGA driver
  17. This provides common functionality for Gen5 and Arria10 devices.
  18. config FPGA_CYCLON2
  19. bool "Enable Altera FPGA driver for Cyclone II"
  20. depends on FPGA_ALTERA
  21. help
  22. Say Y here to enable the Altera Cyclone II FPGA specific driver
  23. This provides common functionality for Altera Cyclone II devices.
  24. Enable FPGA driver for loading bitstream in BIT and BIN format
  25. on Altera Cyclone II device.
  26. config FPGA_STRATIX10
  27. bool "Enable Altera FPGA driver for Stratix 10"
  28. depends on TARGET_SOCFPGA_STRATIX10
  29. select FPGA_ALTERA
  30. help
  31. Say Y here to enable the Altera Stratix 10 FPGA specific driver
  32. This provides common functionality for Altera Stratix 10 devices.
  33. Enable FPGA driver for writing bitstream into Altera Stratix10
  34. device.
  35. config FPGA_XILINX
  36. bool "Enable Xilinx FPGA drivers"
  37. select FPGA
  38. help
  39. Enable Xilinx FPGA specific functions which includes bitstream
  40. (in BIT format), fpga and device validation.
  41. config FPGA_ZYNQMPPL
  42. bool "Enable Xilinx FPGA driver for ZynqMP"
  43. depends on FPGA_XILINX
  44. help
  45. Enable FPGA driver for loading bitstream in BIT and BIN format
  46. on Xilinx Zynq UltraScale+ (ZynqMP) device.
  47. config FPGA_VERSALPL
  48. bool "Enable Xilinx FPGA driver for Versal"
  49. depends on FPGA_XILINX
  50. help
  51. Enable FPGA driver for loading bitstream in PDI format on Xilinx
  52. Versal device. PDI is a new programmable device image format for
  53. Versal. The bitstream will only be generated as PDI for Versal
  54. platform.
  55. config FPGA_SPARTAN3
  56. bool "Enable Spartan3 FPGA driver"
  57. depends on FPGA_XILINX
  58. help
  59. Enable Spartan3 FPGA driver for loading in BIT format.
  60. config FPGA_VIRTEX2
  61. bool "Enable Xilinx Virtex-II and later FPGA driver"
  62. depends on FPGA_XILINX
  63. help
  64. Enable Virtex-II FPGA driver for loading in BIT format. This driver
  65. also supports many newer Xilinx FPGA families.
  66. config FPGA_ZYNQPL
  67. bool "Enable Xilinx FPGA for Zynq"
  68. depends on ARCH_ZYNQ
  69. help
  70. Enable FPGA driver for loading bitstream in BIT and BIN format
  71. on Xilinx Zynq devices.
  72. endmenu