APC405.h 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443
  1. /*
  2. * (C) Copyright 2005-2008
  3. * Matthias Fuchs, esd gmbh germany, matthias.fuchs@esd-electronics.com
  4. *
  5. * (C) Copyright 2001-2004
  6. * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
  7. *
  8. * See file CREDITS for list of people who contributed to this
  9. * project.
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License as
  13. * published by the Free Software Foundation; either version 2 of
  14. * the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  24. * MA 02111-1307 USA
  25. */
  26. /*
  27. * board/config.h - configuration options, board specific
  28. */
  29. #ifndef __CONFIG_H
  30. #define __CONFIG_H
  31. /*
  32. * High Level Configuration Options
  33. * (easy to change)
  34. */
  35. #define CONFIG_405GP 1 /* This is a PPC405 CPU */
  36. #define CONFIG_4xx 1 /* ...member of PPC4xx family */
  37. #define CONFIG_APCG405 1 /* ...on a APC405 board */
  38. #define CONFIG_SYS_TEXT_BASE 0xFFF80000
  39. #define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
  40. #define CONFIG_BOARD_EARLY_INIT_R 1
  41. #define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
  42. #define CONFIG_SYS_CLK_FREQ 33333400 /* external frequency to pll */
  43. #define CONFIG_BOARD_TYPES 1 /* support board types */
  44. #define CONFIG_BAUDRATE 115200
  45. #define CONFIG_BOOTDELAY 1 /* autoboot after 3 seconds */
  46. #define CONFIG_BOOTCOUNT_LIMIT 1
  47. #undef CONFIG_BOOTARGS
  48. #define CONFIG_SYS_USB_LOAD_COMMAND "fatload usb 0 200000 pImage;" \
  49. "fatload usb 0 300000 pImage.initrd"
  50. #define CONFIG_SYS_USB_SELF_COMMAND "usb start;run usb_load;usb stop;" \
  51. "run ramargs addip addcon usbargs;" \
  52. "bootm 200000 300000"
  53. #define CONFIG_SYS_USB_ARGS "setenv bootargs $(bootargs) usbboot=1"
  54. #define CONFIG_SYS_BOOTLIMIT "3"
  55. #define CONFIG_SYS_ALT_BOOTCOMMAND "run usb_self;reset"
  56. #define CONFIG_EXTRA_ENV_SETTINGS \
  57. "hostname=abg405\0" \
  58. "bd_type=abg405\0" \
  59. "serial#=AA0000\0" \
  60. "kernel_addr=fe000000\0" \
  61. "ramdisk_addr=fe100000\0" \
  62. "ramargs=setenv bootargs root=/dev/ram rw\0" \
  63. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  64. "nfsroot=$(serverip):$(rootpath)\0" \
  65. "addip=setenv bootargs $(bootargs) " \
  66. "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask)" \
  67. ":$(hostname)::off panic=1\0" \
  68. "addcon=setenv bootargs $(bootargs) console=ttyS0,$(baudrate)" \
  69. " $(optargs)\0" \
  70. "flash_self=run ramargs addip addcon;" \
  71. "bootm $(kernel_addr) $(ramdisk_addr)\0" \
  72. "net_nfs=tftp 200000 $(img);run nfsargs addip addcon;" \
  73. "bootm\0" \
  74. "rootpath=/tftpboot/abg405/target_root\0" \
  75. "img=/tftpboot/abg405/pImage\0" \
  76. "load=tftp 100000 /tftpboot/abg405/u-boot.bin\0" \
  77. "update=protect off fff80000 ffffffff;era fff80000 ffffffff;" \
  78. "cp.b 100000 fff80000 80000\0" \
  79. "ipaddr=10.0.111.111\0" \
  80. "netmask=255.255.0.0\0" \
  81. "serverip=10.0.0.190\0" \
  82. "splashimage=ffe80000\0" \
  83. "usb_load="CONFIG_SYS_USB_LOAD_COMMAND"\0" \
  84. "usb_self="CONFIG_SYS_USB_SELF_COMMAND"\0" \
  85. "usbargs="CONFIG_SYS_USB_ARGS"\0" \
  86. "bootlimit="CONFIG_SYS_BOOTLIMIT"\0" \
  87. "altbootcmd="CONFIG_SYS_ALT_BOOTCOMMAND"\0" \
  88. ""
  89. #define CONFIG_BOOTCOMMAND "run flash_self;reset"
  90. #define CONFIG_ETHADDR 00:02:27:8e:00:00
  91. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  92. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  93. #define CONFIG_NET_MULTI 1
  94. #undef CONFIG_HAS_ETH1
  95. #define CONFIG_PPC4xx_EMAC
  96. #define CONFIG_MII 1 /* MII PHY management */
  97. #define CONFIG_PHY_ADDR 0 /* PHY address */
  98. #define CONFIG_LXT971_NO_SLEEP 1
  99. #define CONFIG_RESET_PHY_R 1 /* use reset_phy() */
  100. #define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/
  101. /*
  102. * BOOTP options
  103. */
  104. #define CONFIG_BOOTP_BOOTFILESIZE
  105. #define CONFIG_BOOTP_BOOTPATH
  106. #define CONFIG_BOOTP_GATEWAY
  107. #define CONFIG_BOOTP_HOSTNAME
  108. /*
  109. * Command line configuration.
  110. */
  111. #include <config_cmd_default.h>
  112. #define CONFIG_CMD_DATE
  113. #define CONFIG_CMD_DHCP
  114. #define CONFIG_CMD_EEPROM
  115. #define CONFIG_CMD_ELF
  116. #define CONFIG_CMD_FAT
  117. #define CONFIG_CMD_I2C
  118. #define CONFIG_CMD_IDE
  119. #define CONFIG_CMD_IRQ
  120. #define CONFIG_CMD_MII
  121. #define CONFIG_CMD_PCI
  122. #define CONFIG_CMD_PING
  123. #define CONFIG_CMD_SOURCE
  124. #define CONFIG_CMD_USB
  125. #define CONFIG_MAC_PARTITION
  126. #define CONFIG_DOS_PARTITION
  127. #define CONFIG_SUPPORT_VFAT
  128. #define CONFIG_AUTO_UPDATE 1 /* autoupdate via CF or USB */
  129. #undef CONFIG_WATCHDOG /* watchdog disabled */
  130. #define CONFIG_RTC_MC146818 /* DS1685 is MC146818 compatible*/
  131. #define CONFIG_SYS_RTC_REG_BASE_ADDR 0xF0000500 /* RTC Base Address */
  132. #define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
  133. /*
  134. * Miscellaneous configurable options
  135. */
  136. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  137. #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
  138. #define CONFIG_CMDLINE_EDITING 1 /* add command line history */
  139. #if defined(CONFIG_CMD_KGDB)
  140. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  141. #else
  142. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  143. #endif
  144. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
  145. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  146. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  147. #define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
  148. #define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
  149. #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
  150. #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
  151. #define CONFIG_CONS_INDEX 1 /* Use UART0 */
  152. #define CONFIG_SYS_NS16550
  153. #define CONFIG_SYS_NS16550_SERIAL
  154. #define CONFIG_SYS_NS16550_REG_SIZE 1
  155. #define CONFIG_SYS_NS16550_CLK get_serial_clock()
  156. #define CONFIG_SYS_EXT_SERIAL_CLOCK 14745600 /* use external serial clock */
  157. /* The following table includes the supported baudrates */
  158. #define CONFIG_SYS_BAUDRATE_TABLE \
  159. { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
  160. 57600, 115200, 230400, 460800, 921600 }
  161. #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
  162. #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
  163. #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
  164. #define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
  165. /* Only interrupt boot if space is pressed */
  166. /* If a long serial cable is connected but */
  167. /* other end is dead, garbage will be read */
  168. #define CONFIG_AUTOBOOT_KEYED 1
  169. #define CONFIG_AUTOBOOT_PROMPT \
  170. "Press SPACE to abort autoboot in %d seconds\n", bootdelay
  171. #undef CONFIG_AUTOBOOT_DELAY_STR
  172. #define CONFIG_AUTOBOOT_STOP_STR " "
  173. #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
  174. #define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */
  175. /*
  176. * PCI stuff
  177. */
  178. #define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
  179. #define PCI_HOST_FORCE 1 /* configure as pci host */
  180. #define PCI_HOST_AUTO 2 /* detected via arbiter enable */
  181. #define CONFIG_PCI /* include pci support */
  182. #define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
  183. #define CONFIG_PCI_PNP /* do pci plug-and-play */
  184. /* resource configuration */
  185. #define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
  186. #define CONFIG_PCI_SKIP_HOST_BRIDGE 1
  187. #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
  188. #define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */
  189. #define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
  190. #define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
  191. #define CONFIG_SYS_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */
  192. #define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
  193. #define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */
  194. #define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
  195. #define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
  196. /*
  197. * IDE/ATA stuff
  198. */
  199. #undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
  200. #undef CONFIG_IDE_LED /* no led for ide supported */
  201. #define CONFIG_IDE_RESET 1 /* reset for ide supported */
  202. #define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE busses */
  203. #define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS) /* max. 1 drives per IDE bus */
  204. #define CONFIG_SYS_ATA_BASE_ADDR 0xF0100000
  205. #define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
  206. #define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
  207. #define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* Offset for normal register access */
  208. #define CONFIG_SYS_ATA_ALT_OFFSET 0x0000 /* Offset for alternate registers */
  209. /*
  210. * Start addresses for the final memory configuration
  211. * (Set up by the startup code)
  212. * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
  213. */
  214. #define CONFIG_SYS_SDRAM_BASE 0x00000000
  215. #define CONFIG_SYS_MONITOR_BASE 0xFFF80000
  216. #define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Monitor */
  217. #define CONFIG_SYS_MALLOC_LEN (2*1024*1024) /* Reserve 2MB for malloc() */
  218. /*
  219. * For booting Linux, the board info and command line data
  220. * have to be in the first 8 MB of memory, since this is
  221. * the maximum mapped by the Linux kernel during initialization.
  222. */
  223. #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Init. Memory map for Linux */
  224. /*
  225. * FLASH organization
  226. */
  227. #define CONFIG_SYS_FLASH_BASE 0xFE000000
  228. #define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
  229. #define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
  230. #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */
  231. #define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 2
  232. #define CONFIG_SYS_FLASH_QUIET_TEST 1
  233. #define CONFIG_SYS_FLASH_INCREMENT 0x01000000
  234. #define CONFIG_SYS_FLASH_PROTECTION 1 /* use hardware protection */
  235. #define CONFIG_SYS_FLASH_AUTOPROTECT_LIST { \
  236. {0xfe000000, 0x500000}, \
  237. {0xffe80000, 0x180000} \
  238. }
  239. #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
  240. #define CONFIG_SYS_FLASH_BANKS_LIST { \
  241. CONFIG_SYS_FLASH_BASE, \
  242. CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_INCREMENT \
  243. }
  244. #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
  245. /*
  246. * Environment Variable setup
  247. */
  248. #define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
  249. #define CONFIG_ENV_OFFSET 0x000 /* environment starts at the */
  250. /* beginning of the EEPROM */
  251. #define CONFIG_ENV_SIZE 0x800 /* 2048 bytes may be used for env vars*/
  252. #define CONFIG_ENV_OVERWRITE 1 /* allow overwriting vendor vars */
  253. #define CONFIG_SYS_NVRAM_BASE_ADDR 0xF0000500 /* NVRAM base address */
  254. #define CONFIG_SYS_NVRAM_SIZE 242 /* NVRAM size */
  255. /*
  256. * I2C EEPROM (CAT24WC16) for environment
  257. */
  258. #define CONFIG_HARD_I2C /* I2c with hardware support */
  259. #define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
  260. #define CONFIG_SYS_I2C_SPEED 100000 /* I2C speed and slave address */
  261. #define CONFIG_SYS_I2C_SLAVE 0x7F
  262. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */
  263. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
  264. /* mask of address bits that overflow into the "EEPROM chip address" */
  265. #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
  266. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
  267. /* 16 byte page write mode using*/
  268. /* last 4 bits of the address */
  269. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
  270. /*
  271. * External Bus Controller (EBC) Setup
  272. */
  273. #define FLASH0_BA (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_INCREMENT) /* FLASH 0 BA */
  274. #define FLASH1_BA CONFIG_SYS_FLASH_BASE /* FLASH 1 Base Address */
  275. #define CAN_BA 0xF0000000 /* CAN Base Address */
  276. #define DUART0_BA 0xF0000400 /* DUART Base Address */
  277. #define DUART1_BA 0xF0000408 /* DUART Base Address */
  278. #define RTC_BA 0xF0000500 /* RTC Base Address */
  279. #define PS2_BA 0xF0000600 /* PS/2 Base Address */
  280. #define CF_BA 0xF0100000 /* CompactFlash Base Address */
  281. #define FPGA_BA 0xF0100100 /* FPGA internal Base Address */
  282. #define FUJI_BA 0xF0100200 /* Fuji internal Base Address */
  283. #define PCMCIA1_BA 0x20000000 /* PCMCIA Slot 1 Base Address */
  284. #define PCMCIA2_BA 0x28000000 /* PCMCIA Slot 2 Base Address */
  285. #define VGA_BA 0xF1000000 /* Epson VGA Base Address */
  286. #define CONFIG_SYS_FPGA_BASE_ADDR FPGA_BA /* FPGA internal Base Address */
  287. /* Memory Bank 0 (Flash Bank 0) initialization */
  288. #define CONFIG_SYS_EBC_PB0AP 0x92015480
  289. #define CONFIG_SYS_EBC_PB0CR FLASH0_BA | 0x9A000 /* BAS=0xFF0,BS=16MB,BU=R/W,BW=16bit*/
  290. #define CONFIG_SYS_EBC_PB0AP_HWREV8 CONFIG_SYS_EBC_PB0AP
  291. #define CONFIG_SYS_EBC_PB0CR_HWREV8 FLASH1_BA | 0xBA000 /* BS=32MB */
  292. /* Memory Bank 1 (Flash Bank 1) initialization */
  293. #define CONFIG_SYS_EBC_PB1AP 0x92015480
  294. #define CONFIG_SYS_EBC_PB1CR FLASH1_BA | 0x9A000 /* BAS=0xFE0,BS=16MB,BU=R/W,BW=16bit*/
  295. /* Memory Bank 2 (CAN0, 1, RTC, Duart) initialization */
  296. #define CONFIG_SYS_EBC_PB2AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
  297. #define CONFIG_SYS_EBC_PB2CR CAN_BA | 0x18000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
  298. /* Memory Bank 3 (CompactFlash IDE, FPGA internal) initialization */
  299. #define CONFIG_SYS_EBC_PB3AP 0x010059C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
  300. #define CONFIG_SYS_EBC_PB3CR CF_BA | 0x1A000 /* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */
  301. /* Memory Bank 4 (PCMCIA Slot 1) initialization */
  302. #define CONFIG_SYS_EBC_PB4AP 0x050007C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
  303. #define CONFIG_SYS_EBC_PB4CR PCMCIA1_BA | 0xFA000 /*BAS=0x200,BS=128MB,BU=R/W,BW=16bit*/
  304. /* Memory Bank 5 (Epson VGA) initialization */
  305. #define CONFIG_SYS_EBC_PB5AP 0x03805380 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=0 */
  306. #define CONFIG_SYS_EBC_PB5CR VGA_BA | 0x5A000 /* BAS=0xF10,BS=4MB,BU=R/W,BW=16bit */
  307. /* Memory Bank 6 (PCMCIA Slot 2) initialization */
  308. #define CONFIG_SYS_EBC_PB6AP 0x050007C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
  309. #define CONFIG_SYS_EBC_PB6CR PCMCIA2_BA | 0xFA000 /*BAS=0x280,BS=128MB,BU=R/W,BW=16bit*/
  310. /*
  311. * FPGA stuff
  312. */
  313. /* FPGA internal regs */
  314. #define CONFIG_SYS_FPGA_CTRL 0x008
  315. #define CONFIG_SYS_FPGA_CTRL2 0x00a
  316. /* FPGA Control Reg */
  317. #define CONFIG_SYS_FPGA_CTRL_CF_RESET 0x0001
  318. #define CONFIG_SYS_FPGA_CTRL_WDI 0x0002
  319. #define CONFIG_SYS_FPGA_CTRL_PS2_RESET 0x0020
  320. #define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
  321. #define CONFIG_SYS_FPGA_MAX_SIZE 80*1024 /* 80kByte is enough for XC2S50 */
  322. /* FPGA program pin configuration */
  323. #define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */
  324. #define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */
  325. #define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */
  326. #define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */
  327. #define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */
  328. /*
  329. * LCD Setup
  330. */
  331. #define CONFIG_SYS_LCD_BIG_MEM (VGA_BA + 0x200000) /* S1D13806 Mem Base */
  332. #define CONFIG_SYS_LCD_BIG_REG VGA_BA /* S1D13806 Reg Base */
  333. #define CONFIG_LCD_BIG 2 /* Epson S1D13806 used */
  334. /* Image information... */
  335. #define CONFIG_LCD_USED CONFIG_LCD_BIG
  336. #define CONFIG_SYS_LCD_MEM CONFIG_SYS_LCD_BIG_MEM
  337. #define CONFIG_SYS_LCD_REG CONFIG_SYS_LCD_BIG_REG
  338. #define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (1 << 20)
  339. /*
  340. * Definitions for initial stack pointer and data area (in data cache)
  341. */
  342. /* use on chip memory ( OCM ) for temperary stack until sdram is tested */
  343. #define CONFIG_SYS_TEMP_STACK_OCM 1
  344. /* On Chip Memory location */
  345. #define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
  346. #define CONFIG_SYS_OCM_DATA_SIZE 0x1000
  347. #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
  348. #define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */
  349. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  350. /* reserve some memory for BOOT limit info */
  351. #define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET - 16)
  352. #ifdef CONFIG_BOOTCOUNT_LIMIT /* reserve 2 word for bootcount limit */
  353. #define CONFIG_SYS_BOOTCOUNT_ADDR (CONFIG_SYS_GBL_DATA_OFFSET - 8)
  354. #endif
  355. /*
  356. * PCI OHCI controller
  357. */
  358. #define CONFIG_USB_OHCI_NEW 1
  359. #define CONFIG_PCI_OHCI 1
  360. #define CONFIG_SYS_OHCI_SWAP_REG_ACCESS 1
  361. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
  362. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "ohci_pci"
  363. #define CONFIG_USB_STORAGE 1
  364. #define CONFIG_SYS_USB_OHCI_BOARD_INIT 1
  365. #endif /* __CONFIG_H */