gpio-rza1.c 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2019 Marek Vasut <marek.vasut@gmail.com>
  4. */
  5. #include <common.h>
  6. #include <clk.h>
  7. #include <dm.h>
  8. #include <errno.h>
  9. #include <asm/gpio.h>
  10. #include <asm/io.h>
  11. #include <linux/bitops.h>
  12. #define P(bank) (0x0000 + (bank) * 4)
  13. #define PSR(bank) (0x0100 + (bank) * 4)
  14. #define PPR(bank) (0x0200 + (bank) * 4)
  15. #define PM(bank) (0x0300 + (bank) * 4)
  16. #define PMC(bank) (0x0400 + (bank) * 4)
  17. #define PFC(bank) (0x0500 + (bank) * 4)
  18. #define PFCE(bank) (0x0600 + (bank) * 4)
  19. #define PNOT(bank) (0x0700 + (bank) * 4)
  20. #define PMSR(bank) (0x0800 + (bank) * 4)
  21. #define PMCSR(bank) (0x0900 + (bank) * 4)
  22. #define PFCAE(bank) (0x0A00 + (bank) * 4)
  23. #define PIBC(bank) (0x4000 + (bank) * 4)
  24. #define PBDC(bank) (0x4100 + (bank) * 4)
  25. #define PIPC(bank) (0x4200 + (bank) * 4)
  26. #define RZA1_MAX_GPIO_PER_BANK 16
  27. DECLARE_GLOBAL_DATA_PTR;
  28. struct r7s72100_gpio_priv {
  29. void __iomem *regs;
  30. int bank;
  31. };
  32. static int r7s72100_gpio_get_value(struct udevice *dev, unsigned offset)
  33. {
  34. struct r7s72100_gpio_priv *priv = dev_get_priv(dev);
  35. return !!(readw(priv->regs + PPR(priv->bank)) & BIT(offset));
  36. }
  37. static int r7s72100_gpio_set_value(struct udevice *dev, unsigned line,
  38. int value)
  39. {
  40. struct r7s72100_gpio_priv *priv = dev_get_priv(dev);
  41. writel(BIT(line + 16) | (value ? BIT(line) : 0),
  42. priv->regs + PSR(priv->bank));
  43. return 0;
  44. }
  45. static void r7s72100_gpio_set_direction(struct udevice *dev, unsigned line,
  46. bool output)
  47. {
  48. struct r7s72100_gpio_priv *priv = dev_get_priv(dev);
  49. writel(BIT(line + 16), priv->regs + PMCSR(priv->bank));
  50. writel(BIT(line + 16) | (output ? 0 : BIT(line)),
  51. priv->regs + PMSR(priv->bank));
  52. clrsetbits_le16(priv->regs + PIBC(priv->bank), BIT(line),
  53. output ? 0 : BIT(line));
  54. }
  55. static int r7s72100_gpio_direction_input(struct udevice *dev, unsigned offset)
  56. {
  57. r7s72100_gpio_set_direction(dev, offset, false);
  58. return 0;
  59. }
  60. static int r7s72100_gpio_direction_output(struct udevice *dev, unsigned offset,
  61. int value)
  62. {
  63. /* write GPIO value to output before selecting output mode of pin */
  64. r7s72100_gpio_set_value(dev, offset, value);
  65. r7s72100_gpio_set_direction(dev, offset, true);
  66. return 0;
  67. }
  68. static int r7s72100_gpio_get_function(struct udevice *dev, unsigned offset)
  69. {
  70. struct r7s72100_gpio_priv *priv = dev_get_priv(dev);
  71. if (readw(priv->regs + PM(priv->bank)) & BIT(offset))
  72. return GPIOF_INPUT;
  73. else
  74. return GPIOF_OUTPUT;
  75. }
  76. static const struct dm_gpio_ops r7s72100_gpio_ops = {
  77. .direction_input = r7s72100_gpio_direction_input,
  78. .direction_output = r7s72100_gpio_direction_output,
  79. .get_value = r7s72100_gpio_get_value,
  80. .set_value = r7s72100_gpio_set_value,
  81. .get_function = r7s72100_gpio_get_function,
  82. };
  83. static int r7s72100_gpio_probe(struct udevice *dev)
  84. {
  85. struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
  86. struct r7s72100_gpio_priv *priv = dev_get_priv(dev);
  87. struct fdtdec_phandle_args args;
  88. int node = dev_of_offset(dev);
  89. int ret;
  90. fdt_addr_t addr_base;
  91. uc_priv->bank_name = dev->name;
  92. dev = dev_get_parent(dev);
  93. addr_base = dev_read_addr(dev);
  94. if (addr_base == FDT_ADDR_T_NONE)
  95. return -EINVAL;
  96. priv->regs = (void __iomem *)addr_base;
  97. ret = fdtdec_parse_phandle_with_args(gd->fdt_blob, node, "gpio-ranges",
  98. NULL, 3, 0, &args);
  99. priv->bank = ret == 0 ? (args.args[1] / RZA1_MAX_GPIO_PER_BANK) : -1;
  100. uc_priv->gpio_count = ret == 0 ? args.args[2] : RZA1_MAX_GPIO_PER_BANK;
  101. return 0;
  102. }
  103. U_BOOT_DRIVER(r7s72100_gpio) = {
  104. .name = "r7s72100-gpio",
  105. .id = UCLASS_GPIO,
  106. .ops = &r7s72100_gpio_ops,
  107. .priv_auto_alloc_size = sizeof(struct r7s72100_gpio_priv),
  108. .probe = r7s72100_gpio_probe,
  109. };