123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193 |
- // SPDX-License-Identifier: GPL-2.0
- /*
- * Copyright (c) 2016, NVIDIA CORPORATION.
- *
- * Portions based on U-Boot's rtl8169.c.
- */
- /*
- * This driver supports the Synopsys Designware Ethernet QOS (Quality Of
- * Service) IP block. The IP supports multiple options for bus type, clocking/
- * reset structure, and feature list.
- *
- * The driver is written such that generic core logic is kept separate from
- * configuration-specific logic. Code that interacts with configuration-
- * specific resources is split out into separate functions to avoid polluting
- * common code. If/when this driver is enhanced to support multiple
- * configurations, the core code should be adapted to call all configuration-
- * specific functions through function pointers, with the definition of those
- * function pointers being supplied by struct udevice_id eqos_ids[]'s .data
- * field.
- *
- * The following configurations are currently supported:
- * tegra186:
- * NVIDIA's Tegra186 chip. This configuration uses an AXI master/DMA bus, an
- * AHB slave/register bus, contains the DMA, MTL, and MAC sub-blocks, and
- * supports a single RGMII PHY. This configuration also has SW control over
- * all clock and reset signals to the HW block.
- */
- #include <common.h>
- #include <clk.h>
- #include <cpu_func.h>
- #include <dm.h>
- #include <errno.h>
- #include <log.h>
- #include <malloc.h>
- #include <memalign.h>
- #include <miiphy.h>
- #include <net.h>
- #include <netdev.h>
- #include <phy.h>
- #include <reset.h>
- #include <wait_bit.h>
- #include <asm/cache.h>
- #include <asm/gpio.h>
- #include <asm/io.h>
- #include <eth_phy.h>
- #ifdef CONFIG_ARCH_IMX8M
- #include <asm/arch/clock.h>
- #include <asm/mach-imx/sys_proto.h>
- #endif
- #include <linux/bitops.h>
- #include <linux/delay.h>
- /* Core registers */
- #define EQOS_MAC_REGS_BASE 0x000
- struct eqos_mac_regs {
- uint32_t configuration; /* 0x000 */
- uint32_t unused_004[(0x070 - 0x004) / 4]; /* 0x004 */
- uint32_t q0_tx_flow_ctrl; /* 0x070 */
- uint32_t unused_070[(0x090 - 0x074) / 4]; /* 0x074 */
- uint32_t rx_flow_ctrl; /* 0x090 */
- uint32_t unused_094; /* 0x094 */
- uint32_t txq_prty_map0; /* 0x098 */
- uint32_t unused_09c; /* 0x09c */
- uint32_t rxq_ctrl0; /* 0x0a0 */
- uint32_t unused_0a4; /* 0x0a4 */
- uint32_t rxq_ctrl2; /* 0x0a8 */
- uint32_t unused_0ac[(0x0dc - 0x0ac) / 4]; /* 0x0ac */
- uint32_t us_tic_counter; /* 0x0dc */
- uint32_t unused_0e0[(0x11c - 0x0e0) / 4]; /* 0x0e0 */
- uint32_t hw_feature0; /* 0x11c */
- uint32_t hw_feature1; /* 0x120 */
- uint32_t hw_feature2; /* 0x124 */
- uint32_t unused_128[(0x200 - 0x128) / 4]; /* 0x128 */
- uint32_t mdio_address; /* 0x200 */
- uint32_t mdio_data; /* 0x204 */
- uint32_t unused_208[(0x300 - 0x208) / 4]; /* 0x208 */
- uint32_t address0_high; /* 0x300 */
- uint32_t address0_low; /* 0x304 */
- };
- #define EQOS_MAC_CONFIGURATION_GPSLCE BIT(23)
- #define EQOS_MAC_CONFIGURATION_CST BIT(21)
- #define EQOS_MAC_CONFIGURATION_ACS BIT(20)
- #define EQOS_MAC_CONFIGURATION_WD BIT(19)
- #define EQOS_MAC_CONFIGURATION_JD BIT(17)
- #define EQOS_MAC_CONFIGURATION_JE BIT(16)
- #define EQOS_MAC_CONFIGURATION_PS BIT(15)
- #define EQOS_MAC_CONFIGURATION_FES BIT(14)
- #define EQOS_MAC_CONFIGURATION_DM BIT(13)
- #define EQOS_MAC_CONFIGURATION_LM BIT(12)
- #define EQOS_MAC_CONFIGURATION_TE BIT(1)
- #define EQOS_MAC_CONFIGURATION_RE BIT(0)
- #define EQOS_MAC_Q0_TX_FLOW_CTRL_PT_SHIFT 16
- #define EQOS_MAC_Q0_TX_FLOW_CTRL_PT_MASK 0xffff
- #define EQOS_MAC_Q0_TX_FLOW_CTRL_TFE BIT(1)
- #define EQOS_MAC_RX_FLOW_CTRL_RFE BIT(0)
- #define EQOS_MAC_TXQ_PRTY_MAP0_PSTQ0_SHIFT 0
- #define EQOS_MAC_TXQ_PRTY_MAP0_PSTQ0_MASK 0xff
- #define EQOS_MAC_RXQ_CTRL0_RXQ0EN_SHIFT 0
- #define EQOS_MAC_RXQ_CTRL0_RXQ0EN_MASK 3
- #define EQOS_MAC_RXQ_CTRL0_RXQ0EN_NOT_ENABLED 0
- #define EQOS_MAC_RXQ_CTRL0_RXQ0EN_ENABLED_DCB 2
- #define EQOS_MAC_RXQ_CTRL0_RXQ0EN_ENABLED_AV 1
- #define EQOS_MAC_RXQ_CTRL2_PSRQ0_SHIFT 0
- #define EQOS_MAC_RXQ_CTRL2_PSRQ0_MASK 0xff
- #define EQOS_MAC_HW_FEATURE0_MMCSEL_SHIFT 8
- #define EQOS_MAC_HW_FEATURE0_HDSEL_SHIFT 2
- #define EQOS_MAC_HW_FEATURE0_GMIISEL_SHIFT 1
- #define EQOS_MAC_HW_FEATURE0_MIISEL_SHIFT 0
- #define EQOS_MAC_HW_FEATURE1_TXFIFOSIZE_SHIFT 6
- #define EQOS_MAC_HW_FEATURE1_TXFIFOSIZE_MASK 0x1f
- #define EQOS_MAC_HW_FEATURE1_RXFIFOSIZE_SHIFT 0
- #define EQOS_MAC_HW_FEATURE1_RXFIFOSIZE_MASK 0x1f
- #define EQOS_MAC_HW_FEATURE3_ASP_SHIFT 28
- #define EQOS_MAC_HW_FEATURE3_ASP_MASK 0x3
- #define EQOS_MAC_MDIO_ADDRESS_PA_SHIFT 21
- #define EQOS_MAC_MDIO_ADDRESS_RDA_SHIFT 16
- #define EQOS_MAC_MDIO_ADDRESS_CR_SHIFT 8
- #define EQOS_MAC_MDIO_ADDRESS_CR_20_35 2
- #define EQOS_MAC_MDIO_ADDRESS_CR_250_300 5
- #define EQOS_MAC_MDIO_ADDRESS_SKAP BIT(4)
- #define EQOS_MAC_MDIO_ADDRESS_GOC_SHIFT 2
- #define EQOS_MAC_MDIO_ADDRESS_GOC_READ 3
- #define EQOS_MAC_MDIO_ADDRESS_GOC_WRITE 1
- #define EQOS_MAC_MDIO_ADDRESS_C45E BIT(1)
- #define EQOS_MAC_MDIO_ADDRESS_GB BIT(0)
- #define EQOS_MAC_MDIO_DATA_GD_MASK 0xffff
- #define EQOS_MTL_REGS_BASE 0xd00
- struct eqos_mtl_regs {
- uint32_t txq0_operation_mode; /* 0xd00 */
- uint32_t unused_d04; /* 0xd04 */
- uint32_t txq0_debug; /* 0xd08 */
- uint32_t unused_d0c[(0xd18 - 0xd0c) / 4]; /* 0xd0c */
- uint32_t txq0_quantum_weight; /* 0xd18 */
- uint32_t unused_d1c[(0xd30 - 0xd1c) / 4]; /* 0xd1c */
- uint32_t rxq0_operation_mode; /* 0xd30 */
- uint32_t unused_d34; /* 0xd34 */
- uint32_t rxq0_debug; /* 0xd38 */
- };
- #define EQOS_MTL_TXQ0_OPERATION_MODE_TQS_SHIFT 16
- #define EQOS_MTL_TXQ0_OPERATION_MODE_TQS_MASK 0x1ff
- #define EQOS_MTL_TXQ0_OPERATION_MODE_TXQEN_SHIFT 2
- #define EQOS_MTL_TXQ0_OPERATION_MODE_TXQEN_MASK 3
- #define EQOS_MTL_TXQ0_OPERATION_MODE_TXQEN_ENABLED 2
- #define EQOS_MTL_TXQ0_OPERATION_MODE_TSF BIT(1)
- #define EQOS_MTL_TXQ0_OPERATION_MODE_FTQ BIT(0)
- #define EQOS_MTL_TXQ0_DEBUG_TXQSTS BIT(4)
- #define EQOS_MTL_TXQ0_DEBUG_TRCSTS_SHIFT 1
- #define EQOS_MTL_TXQ0_DEBUG_TRCSTS_MASK 3
- #define EQOS_MTL_RXQ0_OPERATION_MODE_RQS_SHIFT 20
- #define EQOS_MTL_RXQ0_OPERATION_MODE_RQS_MASK 0x3ff
- #define EQOS_MTL_RXQ0_OPERATION_MODE_RFD_SHIFT 14
- #define EQOS_MTL_RXQ0_OPERATION_MODE_RFD_MASK 0x3f
- #define EQOS_MTL_RXQ0_OPERATION_MODE_RFA_SHIFT 8
- #define EQOS_MTL_RXQ0_OPERATION_MODE_RFA_MASK 0x3f
- #define EQOS_MTL_RXQ0_OPERATION_MODE_EHFC BIT(7)
- #define EQOS_MTL_RXQ0_OPERATION_MODE_RSF BIT(5)
- #define EQOS_MTL_RXQ0_OPERATION_MODE_FEP BIT(4)
- #define EQOS_MTL_RXQ0_OPERATION_MODE_FUP BIT(3)
- #define EQOS_MTL_RXQ0_DEBUG_PRXQ_SHIFT 16
- #define EQOS_MTL_RXQ0_DEBUG_PRXQ_MASK 0x7fff
- #define EQOS_MTL_RXQ0_DEBUG_RXQSTS_SHIFT 4
- #define EQOS_MTL_RXQ0_DEBUG_RXQSTS_MASK 3
- #define EQOS_DMA_REGS_BASE 0x1000
- struct eqos_dma_regs {
- uint32_t mode; /* 0x1000 */
- uint32_t sysbus_mode; /* 0x1004 */
- uint32_t unused_1008[(0x1100 - 0x1008) / 4]; /* 0x1008 */
- uint32_t ch0_control; /* 0x1100 */
- uint32_t ch0_tx_control; /* 0x1104 */
- uint32_t ch0_rx_control; /* 0x1108 */
- uint32_t unused_110c; /* 0x110c */
- uint32_t ch0_txdesc_list_haddress; /* 0x1110 */
- uint32_t ch0_txdesc_list_address; /* 0x1114 */
- uint32_t ch0_rxdesc_list_haddress; /* 0x1118 */
- uint32_t ch0_rxdesc_list_address; /* 0x111c */
- uint32_t ch0_txdesc_tail_pointer; /* 0x1120 */
- uint32_t unused_1124; /* 0x1124 */
- uint32_t ch0_rxdesc_tail_pointer; /* 0x1128 */
- uint32_t ch0_txdesc_ring_length; /* 0x112c */
- uint32_t ch0_rxdesc_ring_length; /* 0x1130 */
- };
- #define EQOS_DMA_MODE_SWR BIT(0)
- #define EQOS_DMA_SYSBUS_MODE_RD_OSR_LMT_SHIFT 16
- #define EQOS_DMA_SYSBUS_MODE_RD_OSR_LMT_MASK 0xf
- #define EQOS_DMA_SYSBUS_MODE_EAME BIT(11)
- #define EQOS_DMA_SYSBUS_MODE_BLEN16 BIT(3)
- #define EQOS_DMA_SYSBUS_MODE_BLEN8 BIT(2)
- #define EQOS_DMA_SYSBUS_MODE_BLEN4 BIT(1)
- #define EQOS_DMA_CH0_CONTROL_PBLX8 BIT(16)
- #define EQOS_DMA_CH0_TX_CONTROL_TXPBL_SHIFT 16
- #define EQOS_DMA_CH0_TX_CONTROL_TXPBL_MASK 0x3f
- #define EQOS_DMA_CH0_TX_CONTROL_OSP BIT(4)
- #define EQOS_DMA_CH0_TX_CONTROL_ST BIT(0)
- #define EQOS_DMA_CH0_RX_CONTROL_RXPBL_SHIFT 16
- #define EQOS_DMA_CH0_RX_CONTROL_RXPBL_MASK 0x3f
- #define EQOS_DMA_CH0_RX_CONTROL_RBSZ_SHIFT 1
- #define EQOS_DMA_CH0_RX_CONTROL_RBSZ_MASK 0x3fff
- #define EQOS_DMA_CH0_RX_CONTROL_SR BIT(0)
- /* These registers are Tegra186-specific */
- #define EQOS_TEGRA186_REGS_BASE 0x8800
- struct eqos_tegra186_regs {
- uint32_t sdmemcomppadctrl; /* 0x8800 */
- uint32_t auto_cal_config; /* 0x8804 */
- uint32_t unused_8808; /* 0x8808 */
- uint32_t auto_cal_status; /* 0x880c */
- };
- #define EQOS_SDMEMCOMPPADCTRL_PAD_E_INPUT_OR_E_PWRD BIT(31)
- #define EQOS_AUTO_CAL_CONFIG_START BIT(31)
- #define EQOS_AUTO_CAL_CONFIG_ENABLE BIT(29)
- #define EQOS_AUTO_CAL_STATUS_ACTIVE BIT(31)
- /* Descriptors */
- #define EQOS_DESCRIPTOR_WORDS 4
- #define EQOS_DESCRIPTOR_SIZE (EQOS_DESCRIPTOR_WORDS * 4)
- /* We assume ARCH_DMA_MINALIGN >= 16; 16 is the EQOS HW minimum */
- #define EQOS_DESCRIPTOR_ALIGN ARCH_DMA_MINALIGN
- #define EQOS_DESCRIPTORS_TX 4
- #define EQOS_DESCRIPTORS_RX 4
- #define EQOS_DESCRIPTORS_NUM (EQOS_DESCRIPTORS_TX + EQOS_DESCRIPTORS_RX)
- #define EQOS_DESCRIPTORS_SIZE ALIGN(EQOS_DESCRIPTORS_NUM * \
- EQOS_DESCRIPTOR_SIZE, ARCH_DMA_MINALIGN)
- #define EQOS_BUFFER_ALIGN ARCH_DMA_MINALIGN
- #define EQOS_MAX_PACKET_SIZE ALIGN(1568, ARCH_DMA_MINALIGN)
- #define EQOS_RX_BUFFER_SIZE (EQOS_DESCRIPTORS_RX * EQOS_MAX_PACKET_SIZE)
- /*
- * Warn if the cache-line size is larger than the descriptor size. In such
- * cases the driver will likely fail because the CPU needs to flush the cache
- * when requeuing RX buffers, therefore descriptors written by the hardware
- * may be discarded. Architectures with full IO coherence, such as x86, do not
- * experience this issue, and hence are excluded from this condition.
- *
- * This can be fixed by defining CONFIG_SYS_NONCACHED_MEMORY which will cause
- * the driver to allocate descriptors from a pool of non-cached memory.
- */
- #if EQOS_DESCRIPTOR_SIZE < ARCH_DMA_MINALIGN
- #if !defined(CONFIG_SYS_NONCACHED_MEMORY) && \
- !CONFIG_IS_ENABLED(SYS_DCACHE_OFF) && !defined(CONFIG_X86)
- #warning Cache line size is larger than descriptor size
- #endif
- #endif
- struct eqos_desc {
- u32 des0;
- u32 des1;
- u32 des2;
- u32 des3;
- };
- #define EQOS_DESC3_OWN BIT(31)
- #define EQOS_DESC3_FD BIT(29)
- #define EQOS_DESC3_LD BIT(28)
- #define EQOS_DESC3_BUF1V BIT(24)
- struct eqos_config {
- bool reg_access_always_ok;
- int mdio_wait;
- int swr_wait;
- int config_mac;
- int config_mac_mdio;
- phy_interface_t (*interface)(struct udevice *dev);
- struct eqos_ops *ops;
- };
- struct eqos_ops {
- void (*eqos_inval_desc)(void *desc);
- void (*eqos_flush_desc)(void *desc);
- void (*eqos_inval_buffer)(void *buf, size_t size);
- void (*eqos_flush_buffer)(void *buf, size_t size);
- int (*eqos_probe_resources)(struct udevice *dev);
- int (*eqos_remove_resources)(struct udevice *dev);
- int (*eqos_stop_resets)(struct udevice *dev);
- int (*eqos_start_resets)(struct udevice *dev);
- void (*eqos_stop_clks)(struct udevice *dev);
- int (*eqos_start_clks)(struct udevice *dev);
- int (*eqos_calibrate_pads)(struct udevice *dev);
- int (*eqos_disable_calibration)(struct udevice *dev);
- int (*eqos_set_tx_clk_speed)(struct udevice *dev);
- ulong (*eqos_get_tick_clk_rate)(struct udevice *dev);
- };
- struct eqos_priv {
- struct udevice *dev;
- const struct eqos_config *config;
- fdt_addr_t regs;
- struct eqos_mac_regs *mac_regs;
- struct eqos_mtl_regs *mtl_regs;
- struct eqos_dma_regs *dma_regs;
- struct eqos_tegra186_regs *tegra186_regs;
- struct reset_ctl reset_ctl;
- struct gpio_desc phy_reset_gpio;
- struct clk clk_master_bus;
- struct clk clk_rx;
- struct clk clk_ptp_ref;
- struct clk clk_tx;
- struct clk clk_ck;
- struct clk clk_slave_bus;
- struct mii_dev *mii;
- struct phy_device *phy;
- int phyaddr;
- u32 max_speed;
- void *descs;
- struct eqos_desc *tx_descs;
- struct eqos_desc *rx_descs;
- int tx_desc_idx, rx_desc_idx;
- void *tx_dma_buf;
- void *rx_dma_buf;
- void *rx_pkt;
- bool started;
- bool reg_access_ok;
- };
- /*
- * TX and RX descriptors are 16 bytes. This causes problems with the cache
- * maintenance on CPUs where the cache-line size exceeds the size of these
- * descriptors. What will happen is that when the driver receives a packet
- * it will be immediately requeued for the hardware to reuse. The CPU will
- * therefore need to flush the cache-line containing the descriptor, which
- * will cause all other descriptors in the same cache-line to be flushed
- * along with it. If one of those descriptors had been written to by the
- * device those changes (and the associated packet) will be lost.
- *
- * To work around this, we make use of non-cached memory if available. If
- * descriptors are mapped uncached there's no need to manually flush them
- * or invalidate them.
- *
- * Note that this only applies to descriptors. The packet data buffers do
- * not have the same constraints since they are 1536 bytes large, so they
- * are unlikely to share cache-lines.
- */
- static void *eqos_alloc_descs(unsigned int num)
- {
- #ifdef CONFIG_SYS_NONCACHED_MEMORY
- return (void *)noncached_alloc(EQOS_DESCRIPTORS_SIZE,
- EQOS_DESCRIPTOR_ALIGN);
- #else
- return memalign(EQOS_DESCRIPTOR_ALIGN, EQOS_DESCRIPTORS_SIZE);
- #endif
- }
- static void eqos_free_descs(void *descs)
- {
- #ifdef CONFIG_SYS_NONCACHED_MEMORY
- /* FIXME: noncached_alloc() has no opposite */
- #else
- free(descs);
- #endif
- }
- static void eqos_inval_desc_tegra186(void *desc)
- {
- #ifndef CONFIG_SYS_NONCACHED_MEMORY
- unsigned long start = (unsigned long)desc & ~(ARCH_DMA_MINALIGN - 1);
- unsigned long end = ALIGN(start + EQOS_DESCRIPTOR_SIZE,
- ARCH_DMA_MINALIGN);
- invalidate_dcache_range(start, end);
- #endif
- }
- static void eqos_inval_desc_generic(void *desc)
- {
- #ifndef CONFIG_SYS_NONCACHED_MEMORY
- unsigned long start = rounddown((unsigned long)desc, ARCH_DMA_MINALIGN);
- unsigned long end = roundup((unsigned long)desc + EQOS_DESCRIPTOR_SIZE,
- ARCH_DMA_MINALIGN);
- invalidate_dcache_range(start, end);
- #endif
- }
- static void eqos_flush_desc_tegra186(void *desc)
- {
- #ifndef CONFIG_SYS_NONCACHED_MEMORY
- flush_cache((unsigned long)desc, EQOS_DESCRIPTOR_SIZE);
- #endif
- }
- static void eqos_flush_desc_generic(void *desc)
- {
- #ifndef CONFIG_SYS_NONCACHED_MEMORY
- unsigned long start = rounddown((unsigned long)desc, ARCH_DMA_MINALIGN);
- unsigned long end = roundup((unsigned long)desc + EQOS_DESCRIPTOR_SIZE,
- ARCH_DMA_MINALIGN);
- flush_dcache_range(start, end);
- #endif
- }
- static void eqos_inval_buffer_tegra186(void *buf, size_t size)
- {
- unsigned long start = (unsigned long)buf & ~(ARCH_DMA_MINALIGN - 1);
- unsigned long end = ALIGN(start + size, ARCH_DMA_MINALIGN);
- invalidate_dcache_range(start, end);
- }
- static void eqos_inval_buffer_generic(void *buf, size_t size)
- {
- unsigned long start = rounddown((unsigned long)buf, ARCH_DMA_MINALIGN);
- unsigned long end = roundup((unsigned long)buf + size,
- ARCH_DMA_MINALIGN);
- invalidate_dcache_range(start, end);
- }
- static void eqos_flush_buffer_tegra186(void *buf, size_t size)
- {
- flush_cache((unsigned long)buf, size);
- }
- static void eqos_flush_buffer_generic(void *buf, size_t size)
- {
- unsigned long start = rounddown((unsigned long)buf, ARCH_DMA_MINALIGN);
- unsigned long end = roundup((unsigned long)buf + size,
- ARCH_DMA_MINALIGN);
- flush_dcache_range(start, end);
- }
- static int eqos_mdio_wait_idle(struct eqos_priv *eqos)
- {
- return wait_for_bit_le32(&eqos->mac_regs->mdio_address,
- EQOS_MAC_MDIO_ADDRESS_GB, false,
- 1000000, true);
- }
- static int eqos_mdio_read(struct mii_dev *bus, int mdio_addr, int mdio_devad,
- int mdio_reg)
- {
- struct eqos_priv *eqos = bus->priv;
- u32 val;
- int ret;
- debug("%s(dev=%p, addr=%x, reg=%d):\n", __func__, eqos->dev, mdio_addr,
- mdio_reg);
- ret = eqos_mdio_wait_idle(eqos);
- if (ret) {
- pr_err("MDIO not idle at entry");
- return ret;
- }
- val = readl(&eqos->mac_regs->mdio_address);
- val &= EQOS_MAC_MDIO_ADDRESS_SKAP |
- EQOS_MAC_MDIO_ADDRESS_C45E;
- val |= (mdio_addr << EQOS_MAC_MDIO_ADDRESS_PA_SHIFT) |
- (mdio_reg << EQOS_MAC_MDIO_ADDRESS_RDA_SHIFT) |
- (eqos->config->config_mac_mdio <<
- EQOS_MAC_MDIO_ADDRESS_CR_SHIFT) |
- (EQOS_MAC_MDIO_ADDRESS_GOC_READ <<
- EQOS_MAC_MDIO_ADDRESS_GOC_SHIFT) |
- EQOS_MAC_MDIO_ADDRESS_GB;
- writel(val, &eqos->mac_regs->mdio_address);
- udelay(eqos->config->mdio_wait);
- ret = eqos_mdio_wait_idle(eqos);
- if (ret) {
- pr_err("MDIO read didn't complete");
- return ret;
- }
- val = readl(&eqos->mac_regs->mdio_data);
- val &= EQOS_MAC_MDIO_DATA_GD_MASK;
- debug("%s: val=%x\n", __func__, val);
- return val;
- }
- static int eqos_mdio_write(struct mii_dev *bus, int mdio_addr, int mdio_devad,
- int mdio_reg, u16 mdio_val)
- {
- struct eqos_priv *eqos = bus->priv;
- u32 val;
- int ret;
- debug("%s(dev=%p, addr=%x, reg=%d, val=%x):\n", __func__, eqos->dev,
- mdio_addr, mdio_reg, mdio_val);
- ret = eqos_mdio_wait_idle(eqos);
- if (ret) {
- pr_err("MDIO not idle at entry");
- return ret;
- }
- writel(mdio_val, &eqos->mac_regs->mdio_data);
- val = readl(&eqos->mac_regs->mdio_address);
- val &= EQOS_MAC_MDIO_ADDRESS_SKAP |
- EQOS_MAC_MDIO_ADDRESS_C45E;
- val |= (mdio_addr << EQOS_MAC_MDIO_ADDRESS_PA_SHIFT) |
- (mdio_reg << EQOS_MAC_MDIO_ADDRESS_RDA_SHIFT) |
- (eqos->config->config_mac_mdio <<
- EQOS_MAC_MDIO_ADDRESS_CR_SHIFT) |
- (EQOS_MAC_MDIO_ADDRESS_GOC_WRITE <<
- EQOS_MAC_MDIO_ADDRESS_GOC_SHIFT) |
- EQOS_MAC_MDIO_ADDRESS_GB;
- writel(val, &eqos->mac_regs->mdio_address);
- udelay(eqos->config->mdio_wait);
- ret = eqos_mdio_wait_idle(eqos);
- if (ret) {
- pr_err("MDIO read didn't complete");
- return ret;
- }
- return 0;
- }
- static int eqos_start_clks_tegra186(struct udevice *dev)
- {
- #ifdef CONFIG_CLK
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret;
- debug("%s(dev=%p):\n", __func__, dev);
- ret = clk_enable(&eqos->clk_slave_bus);
- if (ret < 0) {
- pr_err("clk_enable(clk_slave_bus) failed: %d", ret);
- goto err;
- }
- ret = clk_enable(&eqos->clk_master_bus);
- if (ret < 0) {
- pr_err("clk_enable(clk_master_bus) failed: %d", ret);
- goto err_disable_clk_slave_bus;
- }
- ret = clk_enable(&eqos->clk_rx);
- if (ret < 0) {
- pr_err("clk_enable(clk_rx) failed: %d", ret);
- goto err_disable_clk_master_bus;
- }
- ret = clk_enable(&eqos->clk_ptp_ref);
- if (ret < 0) {
- pr_err("clk_enable(clk_ptp_ref) failed: %d", ret);
- goto err_disable_clk_rx;
- }
- ret = clk_set_rate(&eqos->clk_ptp_ref, 125 * 1000 * 1000);
- if (ret < 0) {
- pr_err("clk_set_rate(clk_ptp_ref) failed: %d", ret);
- goto err_disable_clk_ptp_ref;
- }
- ret = clk_enable(&eqos->clk_tx);
- if (ret < 0) {
- pr_err("clk_enable(clk_tx) failed: %d", ret);
- goto err_disable_clk_ptp_ref;
- }
- #endif
- debug("%s: OK\n", __func__);
- return 0;
- #ifdef CONFIG_CLK
- err_disable_clk_ptp_ref:
- clk_disable(&eqos->clk_ptp_ref);
- err_disable_clk_rx:
- clk_disable(&eqos->clk_rx);
- err_disable_clk_master_bus:
- clk_disable(&eqos->clk_master_bus);
- err_disable_clk_slave_bus:
- clk_disable(&eqos->clk_slave_bus);
- err:
- debug("%s: FAILED: %d\n", __func__, ret);
- return ret;
- #endif
- }
- static int eqos_start_clks_stm32(struct udevice *dev)
- {
- #ifdef CONFIG_CLK
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret;
- debug("%s(dev=%p):\n", __func__, dev);
- ret = clk_enable(&eqos->clk_master_bus);
- if (ret < 0) {
- pr_err("clk_enable(clk_master_bus) failed: %d", ret);
- goto err;
- }
- ret = clk_enable(&eqos->clk_rx);
- if (ret < 0) {
- pr_err("clk_enable(clk_rx) failed: %d", ret);
- goto err_disable_clk_master_bus;
- }
- ret = clk_enable(&eqos->clk_tx);
- if (ret < 0) {
- pr_err("clk_enable(clk_tx) failed: %d", ret);
- goto err_disable_clk_rx;
- }
- if (clk_valid(&eqos->clk_ck)) {
- ret = clk_enable(&eqos->clk_ck);
- if (ret < 0) {
- pr_err("clk_enable(clk_ck) failed: %d", ret);
- goto err_disable_clk_tx;
- }
- }
- #endif
- debug("%s: OK\n", __func__);
- return 0;
- #ifdef CONFIG_CLK
- err_disable_clk_tx:
- clk_disable(&eqos->clk_tx);
- err_disable_clk_rx:
- clk_disable(&eqos->clk_rx);
- err_disable_clk_master_bus:
- clk_disable(&eqos->clk_master_bus);
- err:
- debug("%s: FAILED: %d\n", __func__, ret);
- return ret;
- #endif
- }
- static int eqos_start_clks_imx(struct udevice *dev)
- {
- return 0;
- }
- static void eqos_stop_clks_tegra186(struct udevice *dev)
- {
- #ifdef CONFIG_CLK
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- clk_disable(&eqos->clk_tx);
- clk_disable(&eqos->clk_ptp_ref);
- clk_disable(&eqos->clk_rx);
- clk_disable(&eqos->clk_master_bus);
- clk_disable(&eqos->clk_slave_bus);
- #endif
- debug("%s: OK\n", __func__);
- }
- static void eqos_stop_clks_stm32(struct udevice *dev)
- {
- #ifdef CONFIG_CLK
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- clk_disable(&eqos->clk_tx);
- clk_disable(&eqos->clk_rx);
- clk_disable(&eqos->clk_master_bus);
- if (clk_valid(&eqos->clk_ck))
- clk_disable(&eqos->clk_ck);
- #endif
- debug("%s: OK\n", __func__);
- }
- static void eqos_stop_clks_imx(struct udevice *dev)
- {
- /* empty */
- }
- static int eqos_start_resets_tegra186(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret;
- debug("%s(dev=%p):\n", __func__, dev);
- ret = dm_gpio_set_value(&eqos->phy_reset_gpio, 1);
- if (ret < 0) {
- pr_err("dm_gpio_set_value(phy_reset, assert) failed: %d", ret);
- return ret;
- }
- udelay(2);
- ret = dm_gpio_set_value(&eqos->phy_reset_gpio, 0);
- if (ret < 0) {
- pr_err("dm_gpio_set_value(phy_reset, deassert) failed: %d", ret);
- return ret;
- }
- ret = reset_assert(&eqos->reset_ctl);
- if (ret < 0) {
- pr_err("reset_assert() failed: %d", ret);
- return ret;
- }
- udelay(2);
- ret = reset_deassert(&eqos->reset_ctl);
- if (ret < 0) {
- pr_err("reset_deassert() failed: %d", ret);
- return ret;
- }
- debug("%s: OK\n", __func__);
- return 0;
- }
- static int eqos_start_resets_stm32(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret;
- debug("%s(dev=%p):\n", __func__, dev);
- if (dm_gpio_is_valid(&eqos->phy_reset_gpio)) {
- ret = dm_gpio_set_value(&eqos->phy_reset_gpio, 1);
- if (ret < 0) {
- pr_err("dm_gpio_set_value(phy_reset, assert) failed: %d",
- ret);
- return ret;
- }
- udelay(2);
- ret = dm_gpio_set_value(&eqos->phy_reset_gpio, 0);
- if (ret < 0) {
- pr_err("dm_gpio_set_value(phy_reset, deassert) failed: %d",
- ret);
- return ret;
- }
- }
- debug("%s: OK\n", __func__);
- return 0;
- }
- static int eqos_start_resets_imx(struct udevice *dev)
- {
- return 0;
- }
- static int eqos_stop_resets_tegra186(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- reset_assert(&eqos->reset_ctl);
- dm_gpio_set_value(&eqos->phy_reset_gpio, 1);
- return 0;
- }
- static int eqos_stop_resets_stm32(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret;
- if (dm_gpio_is_valid(&eqos->phy_reset_gpio)) {
- ret = dm_gpio_set_value(&eqos->phy_reset_gpio, 1);
- if (ret < 0) {
- pr_err("dm_gpio_set_value(phy_reset, assert) failed: %d",
- ret);
- return ret;
- }
- }
- return 0;
- }
- static int eqos_stop_resets_imx(struct udevice *dev)
- {
- return 0;
- }
- static int eqos_calibrate_pads_tegra186(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret;
- debug("%s(dev=%p):\n", __func__, dev);
- setbits_le32(&eqos->tegra186_regs->sdmemcomppadctrl,
- EQOS_SDMEMCOMPPADCTRL_PAD_E_INPUT_OR_E_PWRD);
- udelay(1);
- setbits_le32(&eqos->tegra186_regs->auto_cal_config,
- EQOS_AUTO_CAL_CONFIG_START | EQOS_AUTO_CAL_CONFIG_ENABLE);
- ret = wait_for_bit_le32(&eqos->tegra186_regs->auto_cal_status,
- EQOS_AUTO_CAL_STATUS_ACTIVE, true, 10, false);
- if (ret) {
- pr_err("calibrate didn't start");
- goto failed;
- }
- ret = wait_for_bit_le32(&eqos->tegra186_regs->auto_cal_status,
- EQOS_AUTO_CAL_STATUS_ACTIVE, false, 10, false);
- if (ret) {
- pr_err("calibrate didn't finish");
- goto failed;
- }
- ret = 0;
- failed:
- clrbits_le32(&eqos->tegra186_regs->sdmemcomppadctrl,
- EQOS_SDMEMCOMPPADCTRL_PAD_E_INPUT_OR_E_PWRD);
- debug("%s: returns %d\n", __func__, ret);
- return ret;
- }
- static int eqos_disable_calibration_tegra186(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- clrbits_le32(&eqos->tegra186_regs->auto_cal_config,
- EQOS_AUTO_CAL_CONFIG_ENABLE);
- return 0;
- }
- static ulong eqos_get_tick_clk_rate_tegra186(struct udevice *dev)
- {
- #ifdef CONFIG_CLK
- struct eqos_priv *eqos = dev_get_priv(dev);
- return clk_get_rate(&eqos->clk_slave_bus);
- #else
- return 0;
- #endif
- }
- static ulong eqos_get_tick_clk_rate_stm32(struct udevice *dev)
- {
- #ifdef CONFIG_CLK
- struct eqos_priv *eqos = dev_get_priv(dev);
- return clk_get_rate(&eqos->clk_master_bus);
- #else
- return 0;
- #endif
- }
- __weak u32 imx_get_eqos_csr_clk(void)
- {
- return 100 * 1000000;
- }
- __weak int imx_eqos_txclk_set_rate(unsigned long rate)
- {
- return 0;
- }
- static ulong eqos_get_tick_clk_rate_imx(struct udevice *dev)
- {
- return imx_get_eqos_csr_clk();
- }
- static int eqos_calibrate_pads_stm32(struct udevice *dev)
- {
- return 0;
- }
- static int eqos_calibrate_pads_imx(struct udevice *dev)
- {
- return 0;
- }
- static int eqos_disable_calibration_stm32(struct udevice *dev)
- {
- return 0;
- }
- static int eqos_disable_calibration_imx(struct udevice *dev)
- {
- return 0;
- }
- static int eqos_set_full_duplex(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- setbits_le32(&eqos->mac_regs->configuration, EQOS_MAC_CONFIGURATION_DM);
- return 0;
- }
- static int eqos_set_half_duplex(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- clrbits_le32(&eqos->mac_regs->configuration, EQOS_MAC_CONFIGURATION_DM);
- /* WAR: Flush TX queue when switching to half-duplex */
- setbits_le32(&eqos->mtl_regs->txq0_operation_mode,
- EQOS_MTL_TXQ0_OPERATION_MODE_FTQ);
- return 0;
- }
- static int eqos_set_gmii_speed(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- clrbits_le32(&eqos->mac_regs->configuration,
- EQOS_MAC_CONFIGURATION_PS | EQOS_MAC_CONFIGURATION_FES);
- return 0;
- }
- static int eqos_set_mii_speed_100(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- setbits_le32(&eqos->mac_regs->configuration,
- EQOS_MAC_CONFIGURATION_PS | EQOS_MAC_CONFIGURATION_FES);
- return 0;
- }
- static int eqos_set_mii_speed_10(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- clrsetbits_le32(&eqos->mac_regs->configuration,
- EQOS_MAC_CONFIGURATION_FES, EQOS_MAC_CONFIGURATION_PS);
- return 0;
- }
- static int eqos_set_tx_clk_speed_tegra186(struct udevice *dev)
- {
- #ifdef CONFIG_CLK
- struct eqos_priv *eqos = dev_get_priv(dev);
- ulong rate;
- int ret;
- debug("%s(dev=%p):\n", __func__, dev);
- switch (eqos->phy->speed) {
- case SPEED_1000:
- rate = 125 * 1000 * 1000;
- break;
- case SPEED_100:
- rate = 25 * 1000 * 1000;
- break;
- case SPEED_10:
- rate = 2.5 * 1000 * 1000;
- break;
- default:
- pr_err("invalid speed %d", eqos->phy->speed);
- return -EINVAL;
- }
- ret = clk_set_rate(&eqos->clk_tx, rate);
- if (ret < 0) {
- pr_err("clk_set_rate(tx_clk, %lu) failed: %d", rate, ret);
- return ret;
- }
- #endif
- return 0;
- }
- static int eqos_set_tx_clk_speed_stm32(struct udevice *dev)
- {
- return 0;
- }
- static int eqos_set_tx_clk_speed_imx(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- ulong rate;
- int ret;
- debug("%s(dev=%p):\n", __func__, dev);
- switch (eqos->phy->speed) {
- case SPEED_1000:
- rate = 125 * 1000 * 1000;
- break;
- case SPEED_100:
- rate = 25 * 1000 * 1000;
- break;
- case SPEED_10:
- rate = 2.5 * 1000 * 1000;
- break;
- default:
- pr_err("invalid speed %d", eqos->phy->speed);
- return -EINVAL;
- }
- ret = imx_eqos_txclk_set_rate(rate);
- if (ret < 0) {
- pr_err("imx (tx_clk, %lu) failed: %d", rate, ret);
- return ret;
- }
- return 0;
- }
- static int eqos_adjust_link(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret;
- bool en_calibration;
- debug("%s(dev=%p):\n", __func__, dev);
- if (eqos->phy->duplex)
- ret = eqos_set_full_duplex(dev);
- else
- ret = eqos_set_half_duplex(dev);
- if (ret < 0) {
- pr_err("eqos_set_*_duplex() failed: %d", ret);
- return ret;
- }
- switch (eqos->phy->speed) {
- case SPEED_1000:
- en_calibration = true;
- ret = eqos_set_gmii_speed(dev);
- break;
- case SPEED_100:
- en_calibration = true;
- ret = eqos_set_mii_speed_100(dev);
- break;
- case SPEED_10:
- en_calibration = false;
- ret = eqos_set_mii_speed_10(dev);
- break;
- default:
- pr_err("invalid speed %d", eqos->phy->speed);
- return -EINVAL;
- }
- if (ret < 0) {
- pr_err("eqos_set_*mii_speed*() failed: %d", ret);
- return ret;
- }
- if (en_calibration) {
- ret = eqos->config->ops->eqos_calibrate_pads(dev);
- if (ret < 0) {
- pr_err("eqos_calibrate_pads() failed: %d",
- ret);
- return ret;
- }
- } else {
- ret = eqos->config->ops->eqos_disable_calibration(dev);
- if (ret < 0) {
- pr_err("eqos_disable_calibration() failed: %d",
- ret);
- return ret;
- }
- }
- ret = eqos->config->ops->eqos_set_tx_clk_speed(dev);
- if (ret < 0) {
- pr_err("eqos_set_tx_clk_speed() failed: %d", ret);
- return ret;
- }
- return 0;
- }
- static int eqos_write_hwaddr(struct udevice *dev)
- {
- struct eth_pdata *plat = dev_get_platdata(dev);
- struct eqos_priv *eqos = dev_get_priv(dev);
- uint32_t val;
- /*
- * This function may be called before start() or after stop(). At that
- * time, on at least some configurations of the EQoS HW, all clocks to
- * the EQoS HW block will be stopped, and a reset signal applied. If
- * any register access is attempted in this state, bus timeouts or CPU
- * hangs may occur. This check prevents that.
- *
- * A simple solution to this problem would be to not implement
- * write_hwaddr(), since start() always writes the MAC address into HW
- * anyway. However, it is desirable to implement write_hwaddr() to
- * support the case of SW that runs subsequent to U-Boot which expects
- * the MAC address to already be programmed into the EQoS registers,
- * which must happen irrespective of whether the U-Boot user (or
- * scripts) actually made use of the EQoS device, and hence
- * irrespective of whether start() was ever called.
- *
- * Note that this requirement by subsequent SW is not valid for
- * Tegra186, and is likely not valid for any non-PCI instantiation of
- * the EQoS HW block. This function is implemented solely as
- * future-proofing with the expectation the driver will eventually be
- * ported to some system where the expectation above is true.
- */
- if (!eqos->config->reg_access_always_ok && !eqos->reg_access_ok)
- return 0;
- /* Update the MAC address */
- val = (plat->enetaddr[5] << 8) |
- (plat->enetaddr[4]);
- writel(val, &eqos->mac_regs->address0_high);
- val = (plat->enetaddr[3] << 24) |
- (plat->enetaddr[2] << 16) |
- (plat->enetaddr[1] << 8) |
- (plat->enetaddr[0]);
- writel(val, &eqos->mac_regs->address0_low);
- return 0;
- }
- static int eqos_read_rom_hwaddr(struct udevice *dev)
- {
- struct eth_pdata *pdata = dev_get_platdata(dev);
- #ifdef CONFIG_ARCH_IMX8M
- imx_get_mac_from_fuse(dev->req_seq, pdata->enetaddr);
- #endif
- return !is_valid_ethaddr(pdata->enetaddr);
- }
- static int eqos_start(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret, i;
- ulong rate;
- u32 val, tx_fifo_sz, rx_fifo_sz, tqs, rqs, pbl;
- ulong last_rx_desc;
- debug("%s(dev=%p):\n", __func__, dev);
- eqos->tx_desc_idx = 0;
- eqos->rx_desc_idx = 0;
- ret = eqos->config->ops->eqos_start_clks(dev);
- if (ret < 0) {
- pr_err("eqos_start_clks() failed: %d", ret);
- goto err;
- }
- ret = eqos->config->ops->eqos_start_resets(dev);
- if (ret < 0) {
- pr_err("eqos_start_resets() failed: %d", ret);
- goto err_stop_clks;
- }
- udelay(10);
- eqos->reg_access_ok = true;
- ret = wait_for_bit_le32(&eqos->dma_regs->mode,
- EQOS_DMA_MODE_SWR, false,
- eqos->config->swr_wait, false);
- if (ret) {
- pr_err("EQOS_DMA_MODE_SWR stuck");
- goto err_stop_resets;
- }
- ret = eqos->config->ops->eqos_calibrate_pads(dev);
- if (ret < 0) {
- pr_err("eqos_calibrate_pads() failed: %d", ret);
- goto err_stop_resets;
- }
- rate = eqos->config->ops->eqos_get_tick_clk_rate(dev);
- val = (rate / 1000000) - 1;
- writel(val, &eqos->mac_regs->us_tic_counter);
- /*
- * if PHY was already connected and configured,
- * don't need to reconnect/reconfigure again
- */
- if (!eqos->phy) {
- int addr = -1;
- #ifdef CONFIG_DM_ETH_PHY
- addr = eth_phy_get_addr(dev);
- #endif
- #ifdef DWC_NET_PHYADDR
- addr = DWC_NET_PHYADDR;
- #endif
- eqos->phy = phy_connect(eqos->mii, addr, dev,
- eqos->config->interface(dev));
- if (!eqos->phy) {
- pr_err("phy_connect() failed");
- goto err_stop_resets;
- }
- if (eqos->max_speed) {
- ret = phy_set_supported(eqos->phy, eqos->max_speed);
- if (ret) {
- pr_err("phy_set_supported() failed: %d", ret);
- goto err_shutdown_phy;
- }
- }
- ret = phy_config(eqos->phy);
- if (ret < 0) {
- pr_err("phy_config() failed: %d", ret);
- goto err_shutdown_phy;
- }
- }
- ret = phy_startup(eqos->phy);
- if (ret < 0) {
- pr_err("phy_startup() failed: %d", ret);
- goto err_shutdown_phy;
- }
- if (!eqos->phy->link) {
- pr_err("No link");
- goto err_shutdown_phy;
- }
- ret = eqos_adjust_link(dev);
- if (ret < 0) {
- pr_err("eqos_adjust_link() failed: %d", ret);
- goto err_shutdown_phy;
- }
- /* Configure MTL */
- writel(0x60, &eqos->mtl_regs->txq0_quantum_weight - 0x100);
- /* Enable Store and Forward mode for TX */
- /* Program Tx operating mode */
- setbits_le32(&eqos->mtl_regs->txq0_operation_mode,
- EQOS_MTL_TXQ0_OPERATION_MODE_TSF |
- (EQOS_MTL_TXQ0_OPERATION_MODE_TXQEN_ENABLED <<
- EQOS_MTL_TXQ0_OPERATION_MODE_TXQEN_SHIFT));
- /* Transmit Queue weight */
- writel(0x10, &eqos->mtl_regs->txq0_quantum_weight);
- /* Enable Store and Forward mode for RX, since no jumbo frame */
- setbits_le32(&eqos->mtl_regs->rxq0_operation_mode,
- EQOS_MTL_RXQ0_OPERATION_MODE_RSF |
- EQOS_MTL_RXQ0_OPERATION_MODE_FEP |
- EQOS_MTL_RXQ0_OPERATION_MODE_FUP);
- /* Transmit/Receive queue fifo size; use all RAM for 1 queue */
- val = readl(&eqos->mac_regs->hw_feature1);
- tx_fifo_sz = (val >> EQOS_MAC_HW_FEATURE1_TXFIFOSIZE_SHIFT) &
- EQOS_MAC_HW_FEATURE1_TXFIFOSIZE_MASK;
- rx_fifo_sz = (val >> EQOS_MAC_HW_FEATURE1_RXFIFOSIZE_SHIFT) &
- EQOS_MAC_HW_FEATURE1_RXFIFOSIZE_MASK;
- /*
- * r/tx_fifo_sz is encoded as log2(n / 128). Undo that by shifting.
- * r/tqs is encoded as (n / 256) - 1.
- */
- tqs = (128 << tx_fifo_sz) / 256 - 1;
- rqs = (128 << rx_fifo_sz) / 256 - 1;
- clrsetbits_le32(&eqos->mtl_regs->txq0_operation_mode,
- EQOS_MTL_TXQ0_OPERATION_MODE_TQS_MASK <<
- EQOS_MTL_TXQ0_OPERATION_MODE_TQS_SHIFT,
- tqs << EQOS_MTL_TXQ0_OPERATION_MODE_TQS_SHIFT);
- clrsetbits_le32(&eqos->mtl_regs->rxq0_operation_mode,
- EQOS_MTL_RXQ0_OPERATION_MODE_RQS_MASK <<
- EQOS_MTL_RXQ0_OPERATION_MODE_RQS_SHIFT,
- rqs << EQOS_MTL_RXQ0_OPERATION_MODE_RQS_SHIFT);
- /* Flow control used only if each channel gets 4KB or more FIFO */
- if (rqs >= ((4096 / 256) - 1)) {
- u32 rfd, rfa;
- setbits_le32(&eqos->mtl_regs->rxq0_operation_mode,
- EQOS_MTL_RXQ0_OPERATION_MODE_EHFC);
- /*
- * Set Threshold for Activating Flow Contol space for min 2
- * frames ie, (1500 * 1) = 1500 bytes.
- *
- * Set Threshold for Deactivating Flow Contol for space of
- * min 1 frame (frame size 1500bytes) in receive fifo
- */
- if (rqs == ((4096 / 256) - 1)) {
- /*
- * This violates the above formula because of FIFO size
- * limit therefore overflow may occur inspite of this.
- */
- rfd = 0x3; /* Full-3K */
- rfa = 0x1; /* Full-1.5K */
- } else if (rqs == ((8192 / 256) - 1)) {
- rfd = 0x6; /* Full-4K */
- rfa = 0xa; /* Full-6K */
- } else if (rqs == ((16384 / 256) - 1)) {
- rfd = 0x6; /* Full-4K */
- rfa = 0x12; /* Full-10K */
- } else {
- rfd = 0x6; /* Full-4K */
- rfa = 0x1E; /* Full-16K */
- }
- clrsetbits_le32(&eqos->mtl_regs->rxq0_operation_mode,
- (EQOS_MTL_RXQ0_OPERATION_MODE_RFD_MASK <<
- EQOS_MTL_RXQ0_OPERATION_MODE_RFD_SHIFT) |
- (EQOS_MTL_RXQ0_OPERATION_MODE_RFA_MASK <<
- EQOS_MTL_RXQ0_OPERATION_MODE_RFA_SHIFT),
- (rfd <<
- EQOS_MTL_RXQ0_OPERATION_MODE_RFD_SHIFT) |
- (rfa <<
- EQOS_MTL_RXQ0_OPERATION_MODE_RFA_SHIFT));
- }
- /* Configure MAC */
- clrsetbits_le32(&eqos->mac_regs->rxq_ctrl0,
- EQOS_MAC_RXQ_CTRL0_RXQ0EN_MASK <<
- EQOS_MAC_RXQ_CTRL0_RXQ0EN_SHIFT,
- eqos->config->config_mac <<
- EQOS_MAC_RXQ_CTRL0_RXQ0EN_SHIFT);
- clrsetbits_le32(&eqos->mac_regs->rxq_ctrl0,
- EQOS_MAC_RXQ_CTRL0_RXQ0EN_MASK <<
- EQOS_MAC_RXQ_CTRL0_RXQ0EN_SHIFT,
- 0x2 <<
- EQOS_MAC_RXQ_CTRL0_RXQ0EN_SHIFT);
- /* Multicast and Broadcast Queue Enable */
- setbits_le32(&eqos->mac_regs->unused_0a4,
- 0x00100000);
- /* enable promise mode */
- setbits_le32(&eqos->mac_regs->unused_004[1],
- 0x1);
- /* Set TX flow control parameters */
- /* Set Pause Time */
- setbits_le32(&eqos->mac_regs->q0_tx_flow_ctrl,
- 0xffff << EQOS_MAC_Q0_TX_FLOW_CTRL_PT_SHIFT);
- /* Assign priority for TX flow control */
- clrbits_le32(&eqos->mac_regs->txq_prty_map0,
- EQOS_MAC_TXQ_PRTY_MAP0_PSTQ0_MASK <<
- EQOS_MAC_TXQ_PRTY_MAP0_PSTQ0_SHIFT);
- /* Assign priority for RX flow control */
- clrbits_le32(&eqos->mac_regs->rxq_ctrl2,
- EQOS_MAC_RXQ_CTRL2_PSRQ0_MASK <<
- EQOS_MAC_RXQ_CTRL2_PSRQ0_SHIFT);
- /* Enable flow control */
- setbits_le32(&eqos->mac_regs->q0_tx_flow_ctrl,
- EQOS_MAC_Q0_TX_FLOW_CTRL_TFE);
- setbits_le32(&eqos->mac_regs->rx_flow_ctrl,
- EQOS_MAC_RX_FLOW_CTRL_RFE);
- clrsetbits_le32(&eqos->mac_regs->configuration,
- EQOS_MAC_CONFIGURATION_GPSLCE |
- EQOS_MAC_CONFIGURATION_WD |
- EQOS_MAC_CONFIGURATION_JD |
- EQOS_MAC_CONFIGURATION_JE,
- EQOS_MAC_CONFIGURATION_CST |
- EQOS_MAC_CONFIGURATION_ACS);
- eqos_write_hwaddr(dev);
- /* Configure DMA */
- /* Enable OSP mode */
- setbits_le32(&eqos->dma_regs->ch0_tx_control,
- EQOS_DMA_CH0_TX_CONTROL_OSP);
- /* RX buffer size. Must be a multiple of bus width */
- clrsetbits_le32(&eqos->dma_regs->ch0_rx_control,
- EQOS_DMA_CH0_RX_CONTROL_RBSZ_MASK <<
- EQOS_DMA_CH0_RX_CONTROL_RBSZ_SHIFT,
- EQOS_MAX_PACKET_SIZE <<
- EQOS_DMA_CH0_RX_CONTROL_RBSZ_SHIFT);
- setbits_le32(&eqos->dma_regs->ch0_control,
- EQOS_DMA_CH0_CONTROL_PBLX8);
- /*
- * Burst length must be < 1/2 FIFO size.
- * FIFO size in tqs is encoded as (n / 256) - 1.
- * Each burst is n * 8 (PBLX8) * 16 (AXI width) == 128 bytes.
- * Half of n * 256 is n * 128, so pbl == tqs, modulo the -1.
- */
- pbl = tqs + 1;
- if (pbl > 32)
- pbl = 32;
- clrsetbits_le32(&eqos->dma_regs->ch0_tx_control,
- EQOS_DMA_CH0_TX_CONTROL_TXPBL_MASK <<
- EQOS_DMA_CH0_TX_CONTROL_TXPBL_SHIFT,
- pbl << EQOS_DMA_CH0_TX_CONTROL_TXPBL_SHIFT);
- clrsetbits_le32(&eqos->dma_regs->ch0_rx_control,
- EQOS_DMA_CH0_RX_CONTROL_RXPBL_MASK <<
- EQOS_DMA_CH0_RX_CONTROL_RXPBL_SHIFT,
- 8 << EQOS_DMA_CH0_RX_CONTROL_RXPBL_SHIFT);
- /* DMA performance configuration */
- val = (2 << EQOS_DMA_SYSBUS_MODE_RD_OSR_LMT_SHIFT) |
- EQOS_DMA_SYSBUS_MODE_EAME | EQOS_DMA_SYSBUS_MODE_BLEN16 |
- EQOS_DMA_SYSBUS_MODE_BLEN8 | EQOS_DMA_SYSBUS_MODE_BLEN4;
- writel(val, &eqos->dma_regs->sysbus_mode);
- /* Set up descriptors */
- memset(eqos->descs, 0, EQOS_DESCRIPTORS_SIZE);
- for (i = 0; i < EQOS_DESCRIPTORS_RX; i++) {
- struct eqos_desc *rx_desc = &(eqos->rx_descs[i]);
- rx_desc->des0 = (u32)(ulong)(eqos->rx_dma_buf +
- (i * EQOS_MAX_PACKET_SIZE));
- rx_desc->des3 = EQOS_DESC3_OWN | EQOS_DESC3_BUF1V;
- mb();
- eqos->config->ops->eqos_flush_desc(rx_desc);
- eqos->config->ops->eqos_inval_buffer(eqos->rx_dma_buf +
- (i * EQOS_MAX_PACKET_SIZE),
- EQOS_MAX_PACKET_SIZE);
- }
- writel(0, &eqos->dma_regs->ch0_txdesc_list_haddress);
- writel((ulong)eqos->tx_descs, &eqos->dma_regs->ch0_txdesc_list_address);
- writel(EQOS_DESCRIPTORS_TX - 1,
- &eqos->dma_regs->ch0_txdesc_ring_length);
- writel(0, &eqos->dma_regs->ch0_rxdesc_list_haddress);
- writel((ulong)eqos->rx_descs, &eqos->dma_regs->ch0_rxdesc_list_address);
- writel(EQOS_DESCRIPTORS_RX - 1,
- &eqos->dma_regs->ch0_rxdesc_ring_length);
- /* Enable everything */
- setbits_le32(&eqos->dma_regs->ch0_tx_control,
- EQOS_DMA_CH0_TX_CONTROL_ST);
- setbits_le32(&eqos->dma_regs->ch0_rx_control,
- EQOS_DMA_CH0_RX_CONTROL_SR);
- setbits_le32(&eqos->mac_regs->configuration,
- EQOS_MAC_CONFIGURATION_TE | EQOS_MAC_CONFIGURATION_RE);
- /* TX tail pointer not written until we need to TX a packet */
- /*
- * Point RX tail pointer at last descriptor. Ideally, we'd point at the
- * first descriptor, implying all descriptors were available. However,
- * that's not distinguishable from none of the descriptors being
- * available.
- */
- last_rx_desc = (ulong)&(eqos->rx_descs[(EQOS_DESCRIPTORS_RX - 1)]);
- writel(last_rx_desc, &eqos->dma_regs->ch0_rxdesc_tail_pointer);
- eqos->started = true;
- debug("%s: OK\n", __func__);
- return 0;
- err_shutdown_phy:
- phy_shutdown(eqos->phy);
- err_stop_resets:
- eqos->config->ops->eqos_stop_resets(dev);
- err_stop_clks:
- eqos->config->ops->eqos_stop_clks(dev);
- err:
- pr_err("FAILED: %d", ret);
- return ret;
- }
- static void eqos_stop(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- int i;
- debug("%s(dev=%p):\n", __func__, dev);
- if (!eqos->started)
- return;
- eqos->started = false;
- eqos->reg_access_ok = false;
- /* Disable TX DMA */
- clrbits_le32(&eqos->dma_regs->ch0_tx_control,
- EQOS_DMA_CH0_TX_CONTROL_ST);
- /* Wait for TX all packets to drain out of MTL */
- for (i = 0; i < 1000000; i++) {
- u32 val = readl(&eqos->mtl_regs->txq0_debug);
- u32 trcsts = (val >> EQOS_MTL_TXQ0_DEBUG_TRCSTS_SHIFT) &
- EQOS_MTL_TXQ0_DEBUG_TRCSTS_MASK;
- u32 txqsts = val & EQOS_MTL_TXQ0_DEBUG_TXQSTS;
- if ((trcsts != 1) && (!txqsts))
- break;
- }
- /* Turn off MAC TX and RX */
- clrbits_le32(&eqos->mac_regs->configuration,
- EQOS_MAC_CONFIGURATION_TE | EQOS_MAC_CONFIGURATION_RE);
- /* Wait for all RX packets to drain out of MTL */
- for (i = 0; i < 1000000; i++) {
- u32 val = readl(&eqos->mtl_regs->rxq0_debug);
- u32 prxq = (val >> EQOS_MTL_RXQ0_DEBUG_PRXQ_SHIFT) &
- EQOS_MTL_RXQ0_DEBUG_PRXQ_MASK;
- u32 rxqsts = (val >> EQOS_MTL_RXQ0_DEBUG_RXQSTS_SHIFT) &
- EQOS_MTL_RXQ0_DEBUG_RXQSTS_MASK;
- if ((!prxq) && (!rxqsts))
- break;
- }
- /* Turn off RX DMA */
- clrbits_le32(&eqos->dma_regs->ch0_rx_control,
- EQOS_DMA_CH0_RX_CONTROL_SR);
- if (eqos->phy) {
- phy_shutdown(eqos->phy);
- }
- eqos->config->ops->eqos_stop_resets(dev);
- eqos->config->ops->eqos_stop_clks(dev);
- debug("%s: OK\n", __func__);
- }
- static int eqos_send(struct udevice *dev, void *packet, int length)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- struct eqos_desc *tx_desc;
- int i;
- debug("%s(dev=%p, packet=%p, length=%d):\n", __func__, dev, packet,
- length);
- memcpy(eqos->tx_dma_buf, packet, length);
- eqos->config->ops->eqos_flush_buffer(eqos->tx_dma_buf, length);
- tx_desc = &(eqos->tx_descs[eqos->tx_desc_idx]);
- eqos->tx_desc_idx++;
- eqos->tx_desc_idx %= EQOS_DESCRIPTORS_TX;
- tx_desc->des0 = (ulong)eqos->tx_dma_buf;
- tx_desc->des1 = 0;
- tx_desc->des2 = length;
- /*
- * Make sure that if HW sees the _OWN write below, it will see all the
- * writes to the rest of the descriptor too.
- */
- mb();
- tx_desc->des3 = EQOS_DESC3_OWN | EQOS_DESC3_FD | EQOS_DESC3_LD | length;
- eqos->config->ops->eqos_flush_desc(tx_desc);
- writel((ulong)(&(eqos->tx_descs[eqos->tx_desc_idx])),
- &eqos->dma_regs->ch0_txdesc_tail_pointer);
- for (i = 0; i < 1000000; i++) {
- eqos->config->ops->eqos_inval_desc(tx_desc);
- if (!(readl(&tx_desc->des3) & EQOS_DESC3_OWN))
- return 0;
- udelay(1);
- }
- debug("%s: TX timeout\n", __func__);
- return -ETIMEDOUT;
- }
- static int eqos_recv(struct udevice *dev, int flags, uchar **packetp)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- struct eqos_desc *rx_desc;
- int length;
- debug("%s(dev=%p, flags=%x):\n", __func__, dev, flags);
- rx_desc = &(eqos->rx_descs[eqos->rx_desc_idx]);
- eqos->config->ops->eqos_inval_desc(rx_desc);
- if (rx_desc->des3 & EQOS_DESC3_OWN) {
- debug("%s: RX packet not available\n", __func__);
- return -EAGAIN;
- }
- *packetp = eqos->rx_dma_buf +
- (eqos->rx_desc_idx * EQOS_MAX_PACKET_SIZE);
- length = rx_desc->des3 & 0x7fff;
- debug("%s: *packetp=%p, length=%d\n", __func__, *packetp, length);
- eqos->config->ops->eqos_inval_buffer(*packetp, length);
- return length;
- }
- static int eqos_free_pkt(struct udevice *dev, uchar *packet, int length)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- uchar *packet_expected;
- struct eqos_desc *rx_desc;
- debug("%s(packet=%p, length=%d)\n", __func__, packet, length);
- packet_expected = eqos->rx_dma_buf +
- (eqos->rx_desc_idx * EQOS_MAX_PACKET_SIZE);
- if (packet != packet_expected) {
- debug("%s: Unexpected packet (expected %p)\n", __func__,
- packet_expected);
- return -EINVAL;
- }
- eqos->config->ops->eqos_inval_buffer(packet, length);
- rx_desc = &(eqos->rx_descs[eqos->rx_desc_idx]);
- rx_desc->des0 = 0;
- mb();
- eqos->config->ops->eqos_flush_desc(rx_desc);
- eqos->config->ops->eqos_inval_buffer(packet, length);
- rx_desc->des0 = (u32)(ulong)packet;
- rx_desc->des1 = 0;
- rx_desc->des2 = 0;
- /*
- * Make sure that if HW sees the _OWN write below, it will see all the
- * writes to the rest of the descriptor too.
- */
- mb();
- rx_desc->des3 = EQOS_DESC3_OWN | EQOS_DESC3_BUF1V;
- eqos->config->ops->eqos_flush_desc(rx_desc);
- writel((ulong)rx_desc, &eqos->dma_regs->ch0_rxdesc_tail_pointer);
- eqos->rx_desc_idx++;
- eqos->rx_desc_idx %= EQOS_DESCRIPTORS_RX;
- return 0;
- }
- static int eqos_probe_resources_core(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret;
- debug("%s(dev=%p):\n", __func__, dev);
- eqos->descs = eqos_alloc_descs(EQOS_DESCRIPTORS_TX +
- EQOS_DESCRIPTORS_RX);
- if (!eqos->descs) {
- debug("%s: eqos_alloc_descs() failed\n", __func__);
- ret = -ENOMEM;
- goto err;
- }
- eqos->tx_descs = (struct eqos_desc *)eqos->descs;
- eqos->rx_descs = (eqos->tx_descs + EQOS_DESCRIPTORS_TX);
- debug("%s: tx_descs=%p, rx_descs=%p\n", __func__, eqos->tx_descs,
- eqos->rx_descs);
- eqos->tx_dma_buf = memalign(EQOS_BUFFER_ALIGN, EQOS_MAX_PACKET_SIZE);
- if (!eqos->tx_dma_buf) {
- debug("%s: memalign(tx_dma_buf) failed\n", __func__);
- ret = -ENOMEM;
- goto err_free_descs;
- }
- debug("%s: tx_dma_buf=%p\n", __func__, eqos->tx_dma_buf);
- eqos->rx_dma_buf = memalign(EQOS_BUFFER_ALIGN, EQOS_RX_BUFFER_SIZE);
- if (!eqos->rx_dma_buf) {
- debug("%s: memalign(rx_dma_buf) failed\n", __func__);
- ret = -ENOMEM;
- goto err_free_tx_dma_buf;
- }
- debug("%s: rx_dma_buf=%p\n", __func__, eqos->rx_dma_buf);
- eqos->rx_pkt = malloc(EQOS_MAX_PACKET_SIZE);
- if (!eqos->rx_pkt) {
- debug("%s: malloc(rx_pkt) failed\n", __func__);
- ret = -ENOMEM;
- goto err_free_rx_dma_buf;
- }
- debug("%s: rx_pkt=%p\n", __func__, eqos->rx_pkt);
- eqos->config->ops->eqos_inval_buffer(eqos->rx_dma_buf,
- EQOS_MAX_PACKET_SIZE * EQOS_DESCRIPTORS_RX);
- debug("%s: OK\n", __func__);
- return 0;
- err_free_rx_dma_buf:
- free(eqos->rx_dma_buf);
- err_free_tx_dma_buf:
- free(eqos->tx_dma_buf);
- err_free_descs:
- eqos_free_descs(eqos->descs);
- err:
- debug("%s: returns %d\n", __func__, ret);
- return ret;
- }
- static int eqos_remove_resources_core(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- free(eqos->rx_pkt);
- free(eqos->rx_dma_buf);
- free(eqos->tx_dma_buf);
- eqos_free_descs(eqos->descs);
- debug("%s: OK\n", __func__);
- return 0;
- }
- static int eqos_probe_resources_tegra186(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret;
- debug("%s(dev=%p):\n", __func__, dev);
- ret = reset_get_by_name(dev, "eqos", &eqos->reset_ctl);
- if (ret) {
- pr_err("reset_get_by_name(rst) failed: %d", ret);
- return ret;
- }
- ret = gpio_request_by_name(dev, "phy-reset-gpios", 0,
- &eqos->phy_reset_gpio,
- GPIOD_IS_OUT | GPIOD_IS_OUT_ACTIVE);
- if (ret) {
- pr_err("gpio_request_by_name(phy reset) failed: %d", ret);
- goto err_free_reset_eqos;
- }
- ret = clk_get_by_name(dev, "slave_bus", &eqos->clk_slave_bus);
- if (ret) {
- pr_err("clk_get_by_name(slave_bus) failed: %d", ret);
- goto err_free_gpio_phy_reset;
- }
- ret = clk_get_by_name(dev, "master_bus", &eqos->clk_master_bus);
- if (ret) {
- pr_err("clk_get_by_name(master_bus) failed: %d", ret);
- goto err_free_clk_slave_bus;
- }
- ret = clk_get_by_name(dev, "rx", &eqos->clk_rx);
- if (ret) {
- pr_err("clk_get_by_name(rx) failed: %d", ret);
- goto err_free_clk_master_bus;
- }
- ret = clk_get_by_name(dev, "ptp_ref", &eqos->clk_ptp_ref);
- if (ret) {
- pr_err("clk_get_by_name(ptp_ref) failed: %d", ret);
- goto err_free_clk_rx;
- return ret;
- }
- ret = clk_get_by_name(dev, "tx", &eqos->clk_tx);
- if (ret) {
- pr_err("clk_get_by_name(tx) failed: %d", ret);
- goto err_free_clk_ptp_ref;
- }
- debug("%s: OK\n", __func__);
- return 0;
- err_free_clk_ptp_ref:
- clk_free(&eqos->clk_ptp_ref);
- err_free_clk_rx:
- clk_free(&eqos->clk_rx);
- err_free_clk_master_bus:
- clk_free(&eqos->clk_master_bus);
- err_free_clk_slave_bus:
- clk_free(&eqos->clk_slave_bus);
- err_free_gpio_phy_reset:
- dm_gpio_free(dev, &eqos->phy_reset_gpio);
- err_free_reset_eqos:
- reset_free(&eqos->reset_ctl);
- debug("%s: returns %d\n", __func__, ret);
- return ret;
- }
- /* board-specific Ethernet Interface initializations. */
- __weak int board_interface_eth_init(struct udevice *dev,
- phy_interface_t interface_type)
- {
- return 0;
- }
- static int eqos_probe_resources_stm32(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret;
- phy_interface_t interface;
- struct ofnode_phandle_args phandle_args;
- debug("%s(dev=%p):\n", __func__, dev);
- interface = eqos->config->interface(dev);
- if (interface == PHY_INTERFACE_MODE_NONE) {
- pr_err("Invalid PHY interface\n");
- return -EINVAL;
- }
- ret = board_interface_eth_init(dev, interface);
- if (ret)
- return -EINVAL;
- eqos->max_speed = dev_read_u32_default(dev, "max-speed", 0);
- ret = clk_get_by_name(dev, "stmmaceth", &eqos->clk_master_bus);
- if (ret) {
- pr_err("clk_get_by_name(master_bus) failed: %d", ret);
- goto err_probe;
- }
- ret = clk_get_by_name(dev, "mac-clk-rx", &eqos->clk_rx);
- if (ret) {
- pr_err("clk_get_by_name(rx) failed: %d", ret);
- goto err_free_clk_master_bus;
- }
- ret = clk_get_by_name(dev, "mac-clk-tx", &eqos->clk_tx);
- if (ret) {
- pr_err("clk_get_by_name(tx) failed: %d", ret);
- goto err_free_clk_rx;
- }
- /* Get ETH_CLK clocks (optional) */
- ret = clk_get_by_name(dev, "eth-ck", &eqos->clk_ck);
- if (ret)
- pr_warn("No phy clock provided %d", ret);
- eqos->phyaddr = -1;
- ret = dev_read_phandle_with_args(dev, "phy-handle", NULL, 0, 0,
- &phandle_args);
- if (!ret) {
- /* search "reset-gpios" in phy node */
- ret = gpio_request_by_name_nodev(phandle_args.node,
- "reset-gpios", 0,
- &eqos->phy_reset_gpio,
- GPIOD_IS_OUT |
- GPIOD_IS_OUT_ACTIVE);
- if (ret)
- pr_warn("gpio_request_by_name(phy reset) not provided %d",
- ret);
- eqos->phyaddr = ofnode_read_u32_default(phandle_args.node,
- "reg", -1);
- }
- debug("%s: OK\n", __func__);
- return 0;
- err_free_clk_rx:
- clk_free(&eqos->clk_rx);
- err_free_clk_master_bus:
- clk_free(&eqos->clk_master_bus);
- err_probe:
- debug("%s: returns %d\n", __func__, ret);
- return ret;
- }
- static phy_interface_t eqos_get_interface_stm32(struct udevice *dev)
- {
- const char *phy_mode;
- phy_interface_t interface = PHY_INTERFACE_MODE_NONE;
- debug("%s(dev=%p):\n", __func__, dev);
- phy_mode = fdt_getprop(gd->fdt_blob, dev_of_offset(dev), "phy-mode",
- NULL);
- if (phy_mode)
- interface = phy_get_interface_by_name(phy_mode);
- return interface;
- }
- static phy_interface_t eqos_get_interface_tegra186(struct udevice *dev)
- {
- return PHY_INTERFACE_MODE_MII;
- }
- static int eqos_probe_resources_imx(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- phy_interface_t interface;
- debug("%s(dev=%p):\n", __func__, dev);
- interface = eqos->config->interface(dev);
- if (interface == PHY_INTERFACE_MODE_NONE) {
- pr_err("Invalid PHY interface\n");
- return -EINVAL;
- }
- debug("%s: OK\n", __func__);
- return 0;
- }
- static phy_interface_t eqos_get_interface_imx(struct udevice *dev)
- {
- const char *phy_mode;
- phy_interface_t interface = PHY_INTERFACE_MODE_NONE;
- debug("%s(dev=%p):\n", __func__, dev);
- phy_mode = fdt_getprop(gd->fdt_blob, dev_of_offset(dev), "phy-mode",
- NULL);
- if (phy_mode)
- interface = phy_get_interface_by_name(phy_mode);
- return interface;
- }
- static int eqos_remove_resources_tegra186(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- #ifdef CONFIG_CLK
- clk_free(&eqos->clk_tx);
- clk_free(&eqos->clk_ptp_ref);
- clk_free(&eqos->clk_rx);
- clk_free(&eqos->clk_slave_bus);
- clk_free(&eqos->clk_master_bus);
- #endif
- dm_gpio_free(dev, &eqos->phy_reset_gpio);
- reset_free(&eqos->reset_ctl);
- debug("%s: OK\n", __func__);
- return 0;
- }
- static int eqos_remove_resources_stm32(struct udevice *dev)
- {
- #ifdef CONFIG_CLK
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- clk_free(&eqos->clk_tx);
- clk_free(&eqos->clk_rx);
- clk_free(&eqos->clk_master_bus);
- if (clk_valid(&eqos->clk_ck))
- clk_free(&eqos->clk_ck);
- #endif
- if (dm_gpio_is_valid(&eqos->phy_reset_gpio))
- dm_gpio_free(dev, &eqos->phy_reset_gpio);
- debug("%s: OK\n", __func__);
- return 0;
- }
- static int eqos_remove_resources_imx(struct udevice *dev)
- {
- return 0;
- }
- static int eqos_probe(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- int ret;
- debug("%s(dev=%p):\n", __func__, dev);
- eqos->dev = dev;
- eqos->config = (void *)dev_get_driver_data(dev);
- eqos->regs = devfdt_get_addr(dev);
- if (eqos->regs == FDT_ADDR_T_NONE) {
- pr_err("devfdt_get_addr() failed");
- return -ENODEV;
- }
- eqos->mac_regs = (void *)(eqos->regs + EQOS_MAC_REGS_BASE);
- eqos->mtl_regs = (void *)(eqos->regs + EQOS_MTL_REGS_BASE);
- eqos->dma_regs = (void *)(eqos->regs + EQOS_DMA_REGS_BASE);
- eqos->tegra186_regs = (void *)(eqos->regs + EQOS_TEGRA186_REGS_BASE);
- ret = eqos_probe_resources_core(dev);
- if (ret < 0) {
- pr_err("eqos_probe_resources_core() failed: %d", ret);
- return ret;
- }
- ret = eqos->config->ops->eqos_probe_resources(dev);
- if (ret < 0) {
- pr_err("eqos_probe_resources() failed: %d", ret);
- goto err_remove_resources_core;
- }
- #ifdef CONFIG_DM_ETH_PHY
- eqos->mii = eth_phy_get_mdio_bus(dev);
- #endif
- if (!eqos->mii) {
- eqos->mii = mdio_alloc();
- if (!eqos->mii) {
- pr_err("mdio_alloc() failed");
- ret = -ENOMEM;
- goto err_remove_resources_tegra;
- }
- eqos->mii->read = eqos_mdio_read;
- eqos->mii->write = eqos_mdio_write;
- eqos->mii->priv = eqos;
- strcpy(eqos->mii->name, dev->name);
- ret = mdio_register(eqos->mii);
- if (ret < 0) {
- pr_err("mdio_register() failed: %d", ret);
- goto err_free_mdio;
- }
- }
- #ifdef CONFIG_DM_ETH_PHY
- eth_phy_set_mdio_bus(dev, eqos->mii);
- #endif
- debug("%s: OK\n", __func__);
- return 0;
- err_free_mdio:
- mdio_free(eqos->mii);
- err_remove_resources_tegra:
- eqos->config->ops->eqos_remove_resources(dev);
- err_remove_resources_core:
- eqos_remove_resources_core(dev);
- debug("%s: returns %d\n", __func__, ret);
- return ret;
- }
- static int eqos_remove(struct udevice *dev)
- {
- struct eqos_priv *eqos = dev_get_priv(dev);
- debug("%s(dev=%p):\n", __func__, dev);
- mdio_unregister(eqos->mii);
- mdio_free(eqos->mii);
- eqos->config->ops->eqos_remove_resources(dev);
- eqos_probe_resources_core(dev);
- debug("%s: OK\n", __func__);
- return 0;
- }
- static const struct eth_ops eqos_ops = {
- .start = eqos_start,
- .stop = eqos_stop,
- .send = eqos_send,
- .recv = eqos_recv,
- .free_pkt = eqos_free_pkt,
- .write_hwaddr = eqos_write_hwaddr,
- .read_rom_hwaddr = eqos_read_rom_hwaddr,
- };
- static struct eqos_ops eqos_tegra186_ops = {
- .eqos_inval_desc = eqos_inval_desc_tegra186,
- .eqos_flush_desc = eqos_flush_desc_tegra186,
- .eqos_inval_buffer = eqos_inval_buffer_tegra186,
- .eqos_flush_buffer = eqos_flush_buffer_tegra186,
- .eqos_probe_resources = eqos_probe_resources_tegra186,
- .eqos_remove_resources = eqos_remove_resources_tegra186,
- .eqos_stop_resets = eqos_stop_resets_tegra186,
- .eqos_start_resets = eqos_start_resets_tegra186,
- .eqos_stop_clks = eqos_stop_clks_tegra186,
- .eqos_start_clks = eqos_start_clks_tegra186,
- .eqos_calibrate_pads = eqos_calibrate_pads_tegra186,
- .eqos_disable_calibration = eqos_disable_calibration_tegra186,
- .eqos_set_tx_clk_speed = eqos_set_tx_clk_speed_tegra186,
- .eqos_get_tick_clk_rate = eqos_get_tick_clk_rate_tegra186
- };
- static const struct eqos_config eqos_tegra186_config = {
- .reg_access_always_ok = false,
- .mdio_wait = 10,
- .swr_wait = 10,
- .config_mac = EQOS_MAC_RXQ_CTRL0_RXQ0EN_ENABLED_DCB,
- .config_mac_mdio = EQOS_MAC_MDIO_ADDRESS_CR_20_35,
- .interface = eqos_get_interface_tegra186,
- .ops = &eqos_tegra186_ops
- };
- static struct eqos_ops eqos_stm32_ops = {
- .eqos_inval_desc = eqos_inval_desc_generic,
- .eqos_flush_desc = eqos_flush_desc_generic,
- .eqos_inval_buffer = eqos_inval_buffer_generic,
- .eqos_flush_buffer = eqos_flush_buffer_generic,
- .eqos_probe_resources = eqos_probe_resources_stm32,
- .eqos_remove_resources = eqos_remove_resources_stm32,
- .eqos_stop_resets = eqos_stop_resets_stm32,
- .eqos_start_resets = eqos_start_resets_stm32,
- .eqos_stop_clks = eqos_stop_clks_stm32,
- .eqos_start_clks = eqos_start_clks_stm32,
- .eqos_calibrate_pads = eqos_calibrate_pads_stm32,
- .eqos_disable_calibration = eqos_disable_calibration_stm32,
- .eqos_set_tx_clk_speed = eqos_set_tx_clk_speed_stm32,
- .eqos_get_tick_clk_rate = eqos_get_tick_clk_rate_stm32
- };
- static const struct eqos_config eqos_stm32_config = {
- .reg_access_always_ok = false,
- .mdio_wait = 10000,
- .swr_wait = 50,
- .config_mac = EQOS_MAC_RXQ_CTRL0_RXQ0EN_ENABLED_AV,
- .config_mac_mdio = EQOS_MAC_MDIO_ADDRESS_CR_250_300,
- .interface = eqos_get_interface_stm32,
- .ops = &eqos_stm32_ops
- };
- static struct eqos_ops eqos_imx_ops = {
- .eqos_inval_desc = eqos_inval_desc_generic,
- .eqos_flush_desc = eqos_flush_desc_generic,
- .eqos_inval_buffer = eqos_inval_buffer_generic,
- .eqos_flush_buffer = eqos_flush_buffer_generic,
- .eqos_probe_resources = eqos_probe_resources_imx,
- .eqos_remove_resources = eqos_remove_resources_imx,
- .eqos_stop_resets = eqos_stop_resets_imx,
- .eqos_start_resets = eqos_start_resets_imx,
- .eqos_stop_clks = eqos_stop_clks_imx,
- .eqos_start_clks = eqos_start_clks_imx,
- .eqos_calibrate_pads = eqos_calibrate_pads_imx,
- .eqos_disable_calibration = eqos_disable_calibration_imx,
- .eqos_set_tx_clk_speed = eqos_set_tx_clk_speed_imx,
- .eqos_get_tick_clk_rate = eqos_get_tick_clk_rate_imx
- };
- struct eqos_config eqos_imx_config = {
- .reg_access_always_ok = false,
- .mdio_wait = 10000,
- .swr_wait = 50,
- .config_mac = EQOS_MAC_RXQ_CTRL0_RXQ0EN_ENABLED_DCB,
- .config_mac_mdio = EQOS_MAC_MDIO_ADDRESS_CR_250_300,
- .interface = eqos_get_interface_imx,
- .ops = &eqos_imx_ops
- };
- static const struct udevice_id eqos_ids[] = {
- {
- .compatible = "nvidia,tegra186-eqos",
- .data = (ulong)&eqos_tegra186_config
- },
- {
- .compatible = "st,stm32mp1-dwmac",
- .data = (ulong)&eqos_stm32_config
- },
- {
- .compatible = "fsl,imx-eqos",
- .data = (ulong)&eqos_imx_config
- },
- { }
- };
- U_BOOT_DRIVER(eth_eqos) = {
- .name = "eth_eqos",
- .id = UCLASS_ETH,
- .of_match = of_match_ptr(eqos_ids),
- .probe = eqos_probe,
- .remove = eqos_remove,
- .ops = &eqos_ops,
- .priv_auto_alloc_size = sizeof(struct eqos_priv),
- .platdata_auto_alloc_size = sizeof(struct eth_pdata),
- };
|