123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Copyright (C) 2016 Stefan Roese <sr@denx.de>
- */
- #include <common.h>
- #include <dm.h>
- #include <env.h>
- #include <i2c.h>
- #include <init.h>
- #include <phy.h>
- #include <asm/io.h>
- #include <asm/arch/cpu.h>
- #include <asm/arch/soc.h>
- #include <linux/delay.h>
- DECLARE_GLOBAL_DATA_PTR;
- /* IO expander I2C device */
- #define I2C_IO_EXP_ADDR 0x22
- #define I2C_IO_CFG_REG_0 0x6
- #define I2C_IO_DATA_OUT_REG_0 0x2
- #define I2C_IO_REG_0_SATA_OFF 2
- #define I2C_IO_REG_0_USB_H_OFF 1
- /* The pin control values are the same for DB and Espressobin */
- #define PINCTRL_NB_REG_VALUE 0x000173fa
- #define PINCTRL_SB_REG_VALUE 0x00007a23
- /* Ethernet switch registers */
- /* SMI addresses for multi-chip mode */
- #define MVEBU_PORT_CTRL_SMI_ADDR(p) (16 + (p))
- #define MVEBU_SW_G2_SMI_ADDR (28)
- /* Multi-chip mode */
- #define MVEBU_SW_SMI_DATA_REG (1)
- #define MVEBU_SW_SMI_CMD_REG (0)
- #define SW_SMI_CMD_REG_ADDR_OFF 0
- #define SW_SMI_CMD_DEV_ADDR_OFF 5
- #define SW_SMI_CMD_SMI_OP_OFF 10
- #define SW_SMI_CMD_SMI_MODE_OFF 12
- #define SW_SMI_CMD_SMI_BUSY_OFF 15
- /* Single-chip mode */
- /* Switch Port Registers */
- #define MVEBU_SW_LINK_CTRL_REG (1)
- #define MVEBU_SW_PORT_CTRL_REG (4)
- #define MVEBU_SW_PORT_BASE_VLAN (6)
- /* Global 2 Registers */
- #define MVEBU_G2_SMI_PHY_CMD_REG (24)
- #define MVEBU_G2_SMI_PHY_DATA_REG (25)
- /*
- * Memory Controller Registers
- *
- * Assembled based on public information:
- * https://gitlab.nic.cz/turris/mox-boot-builder/-/blob/master/wtmi/main.c#L332-336
- * https://github.com/MarvellEmbeddedProcessors/mv-ddr-marvell/blob/mv_ddr-armada-18.12/drivers/mv_ddr_mc6.h#L309-L332
- *
- * And checked against the written register values for the various topologies:
- * https://github.com/MarvellEmbeddedProcessors/mv-ddr-marvell/blob/mv_ddr-armada-atf-mainline/a3700/mv_ddr_tim.h
- */
- #define A3700_CH0_MC_CTRL2_REG MVEBU_REGISTER(0x002c4)
- #define A3700_MC_CTRL2_SDRAM_TYPE_MASK 0xf
- #define A3700_MC_CTRL2_SDRAM_TYPE_OFFS 4
- #define A3700_MC_CTRL2_SDRAM_TYPE_DDR3 2
- #define A3700_MC_CTRL2_SDRAM_TYPE_DDR4 3
- int board_early_init_f(void)
- {
- return 0;
- }
- int board_init(void)
- {
- /* adress of boot parameters */
- gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
- return 0;
- }
- #ifdef CONFIG_BOARD_LATE_INIT
- int board_late_init(void)
- {
- bool ddr4, emmc;
- if (env_get("fdtfile"))
- return 0;
- if (!of_machine_is_compatible("globalscale,espressobin"))
- return 0;
- /* If the memory controller has been configured for DDR4, we're running on v7 */
- ddr4 = ((readl(A3700_CH0_MC_CTRL2_REG) >> A3700_MC_CTRL2_SDRAM_TYPE_OFFS)
- & A3700_MC_CTRL2_SDRAM_TYPE_MASK) == A3700_MC_CTRL2_SDRAM_TYPE_DDR4;
- emmc = of_machine_is_compatible("globalscale,espressobin-emmc");
- if (ddr4 && emmc)
- env_set("fdtfile", "marvell/armada-3720-espressobin-v7-emmc.dtb");
- else if (ddr4)
- env_set("fdtfile", "marvell/armada-3720-espressobin-v7.dtb");
- else if (emmc)
- env_set("fdtfile", "marvell/armada-3720-espressobin-emmc.dtb");
- else
- env_set("fdtfile", "marvell/armada-3720-espressobin.dtb");
- return 0;
- }
- #endif
- /* Board specific AHCI / SATA enable code */
- int board_ahci_enable(void)
- {
- struct udevice *dev;
- int ret;
- u8 buf[8];
- /* Only DB requres this configuration */
- if (!of_machine_is_compatible("marvell,armada-3720-db"))
- return 0;
- /* Configure IO exander PCA9555: 7bit address 0x22 */
- ret = i2c_get_chip_for_busnum(0, I2C_IO_EXP_ADDR, 1, &dev);
- if (ret) {
- printf("Cannot find PCA9555: %d\n", ret);
- return 0;
- }
- ret = dm_i2c_read(dev, I2C_IO_CFG_REG_0, buf, 1);
- if (ret) {
- printf("Failed to read IO expander value via I2C\n");
- return -EIO;
- }
- /*
- * Enable SATA power via IO expander connected via I2C by setting
- * the corresponding bit to output mode to enable power for SATA
- */
- buf[0] &= ~(1 << I2C_IO_REG_0_SATA_OFF);
- ret = dm_i2c_write(dev, I2C_IO_CFG_REG_0, buf, 1);
- if (ret) {
- printf("Failed to set IO expander via I2C\n");
- return -EIO;
- }
- return 0;
- }
- /* Board specific xHCI enable code */
- int board_xhci_enable(fdt_addr_t base)
- {
- struct udevice *dev;
- int ret;
- u8 buf[8];
- /* Only DB requres this configuration */
- if (!of_machine_is_compatible("marvell,armada-3720-db"))
- return 0;
- /* Configure IO exander PCA9555: 7bit address 0x22 */
- ret = i2c_get_chip_for_busnum(0, I2C_IO_EXP_ADDR, 1, &dev);
- if (ret) {
- printf("Cannot find PCA9555: %d\n", ret);
- return 0;
- }
- printf("Enable USB VBUS\n");
- /*
- * Read configuration (direction) and set VBUS pin as output
- * (reset pin = output)
- */
- ret = dm_i2c_read(dev, I2C_IO_CFG_REG_0, buf, 1);
- if (ret) {
- printf("Failed to read IO expander value via I2C\n");
- return -EIO;
- }
- buf[0] &= ~(1 << I2C_IO_REG_0_USB_H_OFF);
- ret = dm_i2c_write(dev, I2C_IO_CFG_REG_0, buf, 1);
- if (ret) {
- printf("Failed to set IO expander via I2C\n");
- return -EIO;
- }
- /* Read VBUS output value and disable it */
- ret = dm_i2c_read(dev, I2C_IO_DATA_OUT_REG_0, buf, 1);
- if (ret) {
- printf("Failed to read IO expander value via I2C\n");
- return -EIO;
- }
- buf[0] &= ~(1 << I2C_IO_REG_0_USB_H_OFF);
- ret = dm_i2c_write(dev, I2C_IO_DATA_OUT_REG_0, buf, 1);
- if (ret) {
- printf("Failed to set IO expander via I2C\n");
- return -EIO;
- }
- /*
- * Required delay for configuration to settle - must wait for
- * power on port is disabled in case VBUS signal was high,
- * required 3 seconds delay to let VBUS signal fully settle down
- */
- mdelay(3000);
- /* Enable VBUS power: Set output value of VBUS pin as enabled */
- buf[0] |= (1 << I2C_IO_REG_0_USB_H_OFF);
- ret = dm_i2c_write(dev, I2C_IO_DATA_OUT_REG_0, buf, 1);
- if (ret) {
- printf("Failed to set IO expander via I2C\n");
- return -EIO;
- }
- mdelay(500); /* required delay to let output value settle */
- return 0;
- }
- /* Helper function for accessing switch devices in multi-chip connection mode */
- static int mii_multi_chip_mode_write(struct mii_dev *bus, int dev_smi_addr,
- int smi_addr, int reg, u16 value)
- {
- u16 smi_cmd = 0;
- if (bus->write(bus, dev_smi_addr, 0,
- MVEBU_SW_SMI_DATA_REG, value) != 0) {
- printf("Error writing to the PHY addr=%02x reg=%02x\n",
- smi_addr, reg);
- return -EFAULT;
- }
- smi_cmd = (1 << SW_SMI_CMD_SMI_BUSY_OFF) |
- (1 << SW_SMI_CMD_SMI_MODE_OFF) |
- (1 << SW_SMI_CMD_SMI_OP_OFF) |
- (smi_addr << SW_SMI_CMD_DEV_ADDR_OFF) |
- (reg << SW_SMI_CMD_REG_ADDR_OFF);
- if (bus->write(bus, dev_smi_addr, 0,
- MVEBU_SW_SMI_CMD_REG, smi_cmd) != 0) {
- printf("Error writing to the PHY addr=%02x reg=%02x\n",
- smi_addr, reg);
- return -EFAULT;
- }
- return 0;
- }
- /* Bring-up board-specific network stuff */
- int board_network_enable(struct mii_dev *bus)
- {
- if (!of_machine_is_compatible("marvell,armada-3720-espressobin"))
- return 0;
- /*
- * FIXME: remove this code once Topaz driver gets available
- * A3720 Community Board Only
- * Configure Topaz switch (88E6341)
- * Restrict output to ports 1,2,3 only from port 0 (CPU)
- * Set port 0,1,2,3 to forwarding Mode (through Switch Port registers)
- */
- mii_multi_chip_mode_write(bus, 1, MVEBU_PORT_CTRL_SMI_ADDR(1),
- MVEBU_SW_PORT_BASE_VLAN, BIT(0));
- mii_multi_chip_mode_write(bus, 1, MVEBU_PORT_CTRL_SMI_ADDR(2),
- MVEBU_SW_PORT_BASE_VLAN, BIT(0));
- mii_multi_chip_mode_write(bus, 1, MVEBU_PORT_CTRL_SMI_ADDR(3),
- MVEBU_SW_PORT_BASE_VLAN, BIT(0));
- mii_multi_chip_mode_write(bus, 1, MVEBU_PORT_CTRL_SMI_ADDR(0),
- MVEBU_SW_PORT_CTRL_REG, 0x7f);
- mii_multi_chip_mode_write(bus, 1, MVEBU_PORT_CTRL_SMI_ADDR(1),
- MVEBU_SW_PORT_CTRL_REG, 0x7f);
- mii_multi_chip_mode_write(bus, 1, MVEBU_PORT_CTRL_SMI_ADDR(2),
- MVEBU_SW_PORT_CTRL_REG, 0x7f);
- mii_multi_chip_mode_write(bus, 1, MVEBU_PORT_CTRL_SMI_ADDR(3),
- MVEBU_SW_PORT_CTRL_REG, 0x7f);
- /* RGMII Delay on Port 0 (CPU port), force link to 1000Mbps */
- mii_multi_chip_mode_write(bus, 1, MVEBU_PORT_CTRL_SMI_ADDR(0),
- MVEBU_SW_LINK_CTRL_REG, 0xe002);
- /* Power up PHY 1, 2, 3 (through Global 2 registers) */
- mii_multi_chip_mode_write(bus, 1, MVEBU_SW_G2_SMI_ADDR,
- MVEBU_G2_SMI_PHY_DATA_REG, 0x1140);
- mii_multi_chip_mode_write(bus, 1, MVEBU_SW_G2_SMI_ADDR,
- MVEBU_G2_SMI_PHY_CMD_REG, 0x9620);
- mii_multi_chip_mode_write(bus, 1, MVEBU_SW_G2_SMI_ADDR,
- MVEBU_G2_SMI_PHY_CMD_REG, 0x9640);
- mii_multi_chip_mode_write(bus, 1, MVEBU_SW_G2_SMI_ADDR,
- MVEBU_G2_SMI_PHY_CMD_REG, 0x9660);
- return 0;
- }
- #if defined(CONFIG_OF_BOARD_SETUP) && defined(CONFIG_ENV_IS_IN_SPI_FLASH)
- int ft_board_setup(void *blob, struct bd_info *bd)
- {
- int ret;
- int spi_off;
- int parts_off;
- int part_off;
- /* Fill SPI MTD partitions for Linux kernel on Espressobin */
- if (!of_machine_is_compatible("marvell,armada-3720-espressobin"))
- return 0;
- spi_off = fdt_node_offset_by_compatible(blob, -1, "jedec,spi-nor");
- if (spi_off < 0)
- return 0;
- /* Do not touch partitions if they are already defined */
- if (fdt_subnode_offset(blob, spi_off, "partitions") >= 0)
- return 0;
- parts_off = fdt_add_subnode(blob, spi_off, "partitions");
- if (parts_off < 0) {
- printf("Can't add partitions node: %s\n", fdt_strerror(parts_off));
- return 0;
- }
- ret = fdt_setprop_string(blob, parts_off, "compatible", "fixed-partitions");
- if (ret < 0) {
- printf("Can't set compatible property: %s\n", fdt_strerror(ret));
- return 0;
- }
- ret = fdt_setprop_u32(blob, parts_off, "#address-cells", 1);
- if (ret < 0) {
- printf("Can't set #address-cells property: %s\n", fdt_strerror(ret));
- return 0;
- }
- ret = fdt_setprop_u32(blob, parts_off, "#size-cells", 1);
- if (ret < 0) {
- printf("Can't set #size-cells property: %s\n", fdt_strerror(ret));
- return 0;
- }
- /* Add u-boot-env partition */
- part_off = fdt_add_subnode(blob, parts_off, "partition@u-boot-env");
- if (part_off < 0) {
- printf("Can't add partition@u-boot-env node: %s\n", fdt_strerror(part_off));
- return 0;
- }
- ret = fdt_setprop_u32(blob, part_off, "reg", CONFIG_ENV_OFFSET);
- if (ret < 0) {
- printf("Can't set partition@u-boot-env reg property: %s\n", fdt_strerror(ret));
- return 0;
- }
- ret = fdt_appendprop_u32(blob, part_off, "reg", CONFIG_ENV_SIZE);
- if (ret < 0) {
- printf("Can't set partition@u-boot-env reg property: %s\n", fdt_strerror(ret));
- return 0;
- }
- ret = fdt_setprop_string(blob, part_off, "label", "u-boot-env");
- if (ret < 0) {
- printf("Can't set partition@u-boot-env label property: %s\n", fdt_strerror(ret));
- return 0;
- }
- /* Add firmware partition */
- part_off = fdt_add_subnode(blob, parts_off, "partition@firmware");
- if (part_off < 0) {
- printf("Can't add partition@firmware node: %s\n", fdt_strerror(part_off));
- return 0;
- }
- ret = fdt_setprop_u32(blob, part_off, "reg", 0);
- if (ret < 0) {
- printf("Can't set partition@firmware reg property: %s\n", fdt_strerror(ret));
- return 0;
- }
- ret = fdt_appendprop_u32(blob, part_off, "reg", CONFIG_ENV_OFFSET);
- if (ret < 0) {
- printf("Can't set partition@firmware reg property: %s\n", fdt_strerror(ret));
- return 0;
- }
- ret = fdt_setprop_string(blob, part_off, "label", "firmware");
- if (ret < 0) {
- printf("Can't set partition@firmware label property: %s\n", fdt_strerror(ret));
- return 0;
- }
- return 0;
- }
- #endif
|