sbc8548.h 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2007,2009 Wind River Systems <www.windriver.com>
  4. * Copyright 2007 Embedded Specialties, Inc.
  5. * Copyright 2004, 2007 Freescale Semiconductor.
  6. */
  7. /*
  8. * sbc8548 board configuration file
  9. * Please refer to board/sbc8548/README for more info.
  10. */
  11. #ifndef __CONFIG_H
  12. #define __CONFIG_H
  13. #include <linux/stringify.h>
  14. /*
  15. * Top level Makefile configuration choices
  16. */
  17. #ifdef CONFIG_PCI
  18. #define CONFIG_PCI_INDIRECT_BRIDGE
  19. #define CONFIG_PCI1
  20. #endif
  21. #ifdef CONFIG_66
  22. #define CONFIG_SYS_CLK_DIV 1
  23. #endif
  24. #ifdef CONFIG_33
  25. #define CONFIG_SYS_CLK_DIV 2
  26. #endif
  27. #ifdef CONFIG_PCIE
  28. #define CONFIG_PCIE1
  29. #endif
  30. /*
  31. * High Level Configuration Options
  32. */
  33. /*
  34. * If you want to boot from the SODIMM flash, instead of the soldered
  35. * on flash, set this, and change JP12, SW2:8 accordingly.
  36. */
  37. #undef CONFIG_SYS_ALT_BOOT
  38. #undef CONFIG_RIO
  39. #ifdef CONFIG_PCI
  40. #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
  41. #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
  42. #endif
  43. #define CONFIG_ENV_OVERWRITE
  44. #define CONFIG_INTERRUPTS /* enable pci, srio, ddr interrupts */
  45. /*
  46. * Below assumes that CCB:SYSCLK remains unchanged at 6:1 via SW2:[1-4]
  47. */
  48. #ifndef CONFIG_SYS_CLK_DIV
  49. #define CONFIG_SYS_CLK_DIV 1 /* 2, if 33MHz PCI card installed */
  50. #endif
  51. #define CONFIG_SYS_CLK_FREQ (66000000 / CONFIG_SYS_CLK_DIV)
  52. /*
  53. * These can be toggled for performance analysis, otherwise use default.
  54. */
  55. #define CONFIG_L2_CACHE /* toggle L2 cache */
  56. #define CONFIG_BTB /* toggle branch predition */
  57. /*
  58. * Only possible on E500 Version 2 or newer cores.
  59. */
  60. #define CONFIG_ENABLE_36BIT_PHYS 1
  61. #undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */
  62. #define CONFIG_SYS_CCSRBAR 0xe0000000
  63. #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
  64. /* DDR Setup */
  65. #undef CONFIG_DDR_ECC /* only for ECC DDR module */
  66. /*
  67. * A hardware errata caused the LBC SDRAM SPD and the DDR2 SPD
  68. * to collide, meaning you couldn't reliably read either. So
  69. * physically remove the LBC PC100 SDRAM module from the board
  70. * before enabling the two SPD options below, or check that you
  71. * have the hardware fix on your board via "i2c probe" and looking
  72. * for a device at 0x53.
  73. */
  74. #undef CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */
  75. #undef CONFIG_DDR_SPD
  76. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */
  77. #define CONFIG_MEM_INIT_VALUE 0xDeadBeef
  78. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
  79. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  80. #define CONFIG_VERY_BIG_RAM
  81. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  82. #define CONFIG_CHIP_SELECTS_PER_CTRL 2
  83. /*
  84. * The hardware fix for the I2C address collision puts the DDR
  85. * SPD at 0x53, but if we are running on an older board w/o the
  86. * fix, it will still be at 0x51. We check 0x53 1st.
  87. */
  88. #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */
  89. #define ALT_SPD_EEPROM_ADDRESS 0x53 /* CTLR 0 DIMM 0 */
  90. /*
  91. * Make sure required options are set
  92. */
  93. #ifndef CONFIG_SPD_EEPROM
  94. #define CONFIG_SYS_SDRAM_SIZE 256 /* DDR is 256MB */
  95. #define CONFIG_SYS_DDR_CONTROL 0xc300c000
  96. #endif
  97. #undef CONFIG_CLOCKS_IN_MHZ
  98. /*
  99. * FLASH on the Local Bus
  100. * Two banks, one 8MB the other 64MB, using the CFI driver.
  101. * JP12+SW2.8 are used to swap CS0 and CS6, defaults are to have
  102. * CS0 the 8MB boot flash, and CS6 the 64MB flash.
  103. *
  104. * Default:
  105. * ec00_0000 efff_ffff 64MB SODIMM
  106. * ff80_0000 ffff_ffff 8MB soldered flash
  107. *
  108. * Alternate:
  109. * ef80_0000 efff_ffff 8MB soldered flash
  110. * fc00_0000 ffff_ffff 64MB SODIMM
  111. *
  112. * BR0_8M:
  113. * Base address 0 = 0xff80_0000 = BR0[0:16] = 1111 1111 1000 0000 0
  114. * Port Size = 8 bits = BRx[19:20] = 01
  115. * Use GPCM = BRx[24:26] = 000
  116. * Valid = BRx[31] = 1
  117. *
  118. * BR0_64M:
  119. * Base address 0 = 0xfc00_0000 = BR0[0:16] = 1111 1100 0000 0000 0
  120. * Port Size = 32 bits = BRx[19:20] = 11
  121. *
  122. * 0 4 8 12 16 20 24 28
  123. * 1111 1111 1000 0000 0000 1000 0000 0001 = ff800801 BR0_8M
  124. * 1111 1100 0000 0000 0001 1000 0000 0001 = fc001801 BR0_64M
  125. */
  126. #define CONFIG_SYS_BR0_8M 0xff800801
  127. #define CONFIG_SYS_BR0_64M 0xfc001801
  128. /*
  129. * BR6_8M:
  130. * Base address 6 = 0xef80_0000 = BR6[0:16] = 1110 1111 1000 0000 0
  131. * Port Size = 8 bits = BRx[19:20] = 01
  132. * Use GPCM = BRx[24:26] = 000
  133. * Valid = BRx[31] = 1
  134. * BR6_64M:
  135. * Base address 6 = 0xec00_0000 = BR6[0:16] = 1110 1100 0000 0000 0
  136. * Port Size = 32 bits = BRx[19:20] = 11
  137. *
  138. * 0 4 8 12 16 20 24 28
  139. * 1110 1111 1000 0000 0000 1000 0000 0001 = ef800801 BR6_8M
  140. * 1110 1100 0000 0000 0001 1000 0000 0001 = ec001801 BR6_64M
  141. */
  142. #define CONFIG_SYS_BR6_8M 0xef800801
  143. #define CONFIG_SYS_BR6_64M 0xec001801
  144. /*
  145. * OR0_8M:
  146. * Addr Mask = 8M = OR1[0:16] = 1111 1111 1000 0000 0
  147. * XAM = OR0[17:18] = 11
  148. * CSNT = OR0[20] = 1
  149. * ACS = half cycle delay = OR0[21:22] = 11
  150. * SCY = 6 = OR0[24:27] = 0110
  151. * TRLX = use relaxed timing = OR0[29] = 1
  152. * EAD = use external address latch delay = OR0[31] = 1
  153. *
  154. * OR0_64M:
  155. * Addr Mask = 64M = OR1[0:16] = 1111 1100 0000 0000 0
  156. *
  157. *
  158. * 0 4 8 12 16 20 24 28
  159. * 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65 OR0_8M
  160. * 1111 1100 0000 0000 0110 1110 0110 0101 = fc006e65 OR0_64M
  161. */
  162. #define CONFIG_SYS_OR0_8M 0xff806e65
  163. #define CONFIG_SYS_OR0_64M 0xfc006e65
  164. /*
  165. * OR6_8M:
  166. * Addr Mask = 8M = OR6[0:16] = 1111 1111 1000 0000 0
  167. * XAM = OR6[17:18] = 11
  168. * CSNT = OR6[20] = 1
  169. * ACS = half cycle delay = OR6[21:22] = 11
  170. * SCY = 6 = OR6[24:27] = 0110
  171. * TRLX = use relaxed timing = OR6[29] = 1
  172. * EAD = use external address latch delay = OR6[31] = 1
  173. *
  174. * OR6_64M:
  175. * Addr Mask = 64M = OR6[0:16] = 1111 1100 0000 0000 0
  176. *
  177. * 0 4 8 12 16 20 24 28
  178. * 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65 OR6_8M
  179. * 1111 1100 0000 0000 0110 1110 0110 0101 = fc006e65 OR6_64M
  180. */
  181. #define CONFIG_SYS_OR6_8M 0xff806e65
  182. #define CONFIG_SYS_OR6_64M 0xfc006e65
  183. #ifndef CONFIG_SYS_ALT_BOOT /* JP12 in default position */
  184. #define CONFIG_SYS_BOOT_BLOCK 0xff800000 /* start of 8MB Flash */
  185. #define CONFIG_SYS_ALT_FLASH 0xec000000 /* 64MB "user" flash */
  186. #define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_BR0_8M
  187. #define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_OR0_8M
  188. #define CONFIG_SYS_BR6_PRELIM CONFIG_SYS_BR6_64M
  189. #define CONFIG_SYS_OR6_PRELIM CONFIG_SYS_OR6_64M
  190. #else /* JP12 in alternate position */
  191. #define CONFIG_SYS_BOOT_BLOCK 0xfc000000 /* start 64MB Flash */
  192. #define CONFIG_SYS_ALT_FLASH 0xef800000 /* 8MB soldered flash */
  193. #define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_BR0_64M
  194. #define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_OR0_64M
  195. #define CONFIG_SYS_BR6_PRELIM CONFIG_SYS_BR6_8M
  196. #define CONFIG_SYS_OR6_PRELIM CONFIG_SYS_OR6_8M
  197. #endif
  198. #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_BOOT_BLOCK
  199. #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE, \
  200. CONFIG_SYS_ALT_FLASH}
  201. #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
  202. #define CONFIG_SYS_MAX_FLASH_SECT 256 /* sectors per device */
  203. #undef CONFIG_SYS_FLASH_CHECKSUM
  204. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  205. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  206. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  207. #define CONFIG_SYS_FLASH_EMPTY_INFO
  208. /* CS5 = Local bus peripherals controlled by the EPLD */
  209. #define CONFIG_SYS_BR5_PRELIM 0xf8000801
  210. #define CONFIG_SYS_OR5_PRELIM 0xff006e65
  211. #define CONFIG_SYS_EPLD_BASE 0xf8000000
  212. #define CONFIG_SYS_LED_DISP_BASE 0xf8000000
  213. #define CONFIG_SYS_USER_SWITCHES_BASE 0xf8100000
  214. #define CONFIG_SYS_BD_REV 0xf8300000
  215. #define CONFIG_SYS_EEPROM_BASE 0xf8b00000
  216. /*
  217. * SDRAM on the Local Bus (CS3 and CS4)
  218. * Note that most boards have a hardware errata where both the
  219. * LBC SDRAM and the DDR2 SDRAM decode at 0x51, making it impossible
  220. * to use CONFIG_DDR_SPD unless you physically remove the LBC DIMM.
  221. * A hardware workaround is also available, see README.sbc8548 file.
  222. */
  223. #define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */
  224. #define CONFIG_SYS_LBC_SDRAM_SIZE 128 /* LBC SDRAM is 128MB */
  225. /*
  226. * Base Register 3 and Option Register 3 configure the 1st 1/2 SDRAM.
  227. * The SDRAM base address, CONFIG_SYS_LBC_SDRAM_BASE, is 0xf0000000.
  228. *
  229. * For BR3, need:
  230. * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0
  231. * port-size = 32-bits = BR2[19:20] = 11
  232. * no parity checking = BR2[21:22] = 00
  233. * SDRAM for MSEL = BR2[24:26] = 011
  234. * Valid = BR[31] = 1
  235. *
  236. * 0 4 8 12 16 20 24 28
  237. * 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861
  238. *
  239. */
  240. #define CONFIG_SYS_BR3_PRELIM 0xf0001861
  241. /*
  242. * The SDRAM size in MB, of 1/2 CONFIG_SYS_LBC_SDRAM_SIZE, is 64.
  243. *
  244. * For OR3, need:
  245. * 64MB mask for AM, OR3[0:7] = 1111 1100
  246. * XAM, OR3[17:18] = 11
  247. * 10 columns OR3[19-21] = 011
  248. * 12 rows OR3[23-25] = 011
  249. * EAD set for extra time OR[31] = 0
  250. *
  251. * 0 4 8 12 16 20 24 28
  252. * 1111 1100 0000 0000 0110 1100 1100 0000 = fc006cc0
  253. */
  254. #define CONFIG_SYS_OR3_PRELIM 0xfc006cc0
  255. /*
  256. * Base Register 4 and Option Register 4 configure the 2nd 1/2 SDRAM.
  257. * The base address, (SDRAM_BASE + 1/2*SIZE), is 0xf4000000.
  258. *
  259. * For BR4, need:
  260. * Base address of 0xf4000000 = BR[0:16] = 1111 0100 0000 0000 0
  261. * port-size = 32-bits = BR2[19:20] = 11
  262. * no parity checking = BR2[21:22] = 00
  263. * SDRAM for MSEL = BR2[24:26] = 011
  264. * Valid = BR[31] = 1
  265. *
  266. * 0 4 8 12 16 20 24 28
  267. * 1111 0000 0000 0000 0001 1000 0110 0001 = f4001861
  268. *
  269. */
  270. #define CONFIG_SYS_BR4_PRELIM 0xf4001861
  271. /*
  272. * The SDRAM size in MB, of 1/2 CONFIG_SYS_LBC_SDRAM_SIZE, is 64.
  273. *
  274. * For OR4, need:
  275. * 64MB mask for AM, OR3[0:7] = 1111 1100
  276. * XAM, OR3[17:18] = 11
  277. * 10 columns OR3[19-21] = 011
  278. * 12 rows OR3[23-25] = 011
  279. * EAD set for extra time OR[31] = 0
  280. *
  281. * 0 4 8 12 16 20 24 28
  282. * 1111 1100 0000 0000 0110 1100 1100 0000 = fc006cc0
  283. */
  284. #define CONFIG_SYS_OR4_PRELIM 0xfc006cc0
  285. #define CONFIG_SYS_LBC_LCRR 0x00000002 /* LB clock ratio reg */
  286. #define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */
  287. #define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */
  288. #define CONFIG_SYS_LBC_MRTPR 0x00000000 /* LB refresh timer prescal*/
  289. /*
  290. * Common settings for all Local Bus SDRAM commands.
  291. */
  292. #define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \
  293. | LSDMR_BSMA1516 \
  294. | LSDMR_PRETOACT3 \
  295. | LSDMR_ACTTORW3 \
  296. | LSDMR_BUFCMD \
  297. | LSDMR_BL8 \
  298. | LSDMR_WRC2 \
  299. | LSDMR_CL3 \
  300. )
  301. #define CONFIG_SYS_LBC_LSDMR_PCHALL \
  302. (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_PCHALL)
  303. #define CONFIG_SYS_LBC_LSDMR_ARFRSH \
  304. (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH)
  305. #define CONFIG_SYS_LBC_LSDMR_MRW \
  306. (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_MRW)
  307. #define CONFIG_SYS_LBC_LSDMR_RFEN \
  308. (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_RFEN)
  309. #define CONFIG_SYS_INIT_RAM_LOCK 1
  310. #define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */
  311. #define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */
  312. #define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000 /* relocate boot L2SRAM */
  313. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  314. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  315. /*
  316. * For soldered on flash, (128kB/sector) we use 2 sectors for u-boot and
  317. * one for env+bootpg (CONFIG_SYS_TEXT_BASE=0xfffa_0000, 384kB total). For SODIMM
  318. * flash (512kB/sector) we use 1 sector for u-boot, and one for env+bootpg
  319. * (CONFIG_SYS_TEXT_BASE=0xfff0_0000, 1MB total). This dynamically sets the right
  320. * thing for MONITOR_LEN in both cases.
  321. */
  322. #define CONFIG_SYS_MONITOR_LEN (~CONFIG_SYS_TEXT_BASE + 1)
  323. #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */
  324. /* Serial Port */
  325. #define CONFIG_SYS_NS16550_SERIAL
  326. #define CONFIG_SYS_NS16550_REG_SIZE 1
  327. #define CONFIG_SYS_NS16550_CLK (400000000 / CONFIG_SYS_CLK_DIV)
  328. #define CONFIG_SYS_BAUDRATE_TABLE \
  329. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
  330. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
  331. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
  332. /*
  333. * I2C
  334. */
  335. #define CONFIG_SYS_I2C
  336. #define CONFIG_SYS_I2C_FSL
  337. #define CONFIG_SYS_FSL_I2C_SPEED 400000
  338. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  339. #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
  340. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
  341. /*
  342. * General PCI
  343. * Memory space is mapped 1-1, but I/O space must start from 0.
  344. */
  345. #define CONFIG_SYS_PCI_VIRT 0x80000000 /* 1G PCI TLB */
  346. #define CONFIG_SYS_PCI_PHYS 0x80000000 /* 1G PCI TLB */
  347. #define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
  348. #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
  349. #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
  350. #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */
  351. #define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000
  352. #define CONFIG_SYS_PCI1_IO_BUS 0x00000000
  353. #define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
  354. #define CONFIG_SYS_PCI1_IO_SIZE 0x00800000 /* 8M */
  355. #ifdef CONFIG_PCIE1
  356. #define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000
  357. #define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000
  358. #define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000
  359. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
  360. #define CONFIG_SYS_PCIE1_IO_VIRT 0xe2800000
  361. #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
  362. #define CONFIG_SYS_PCIE1_IO_PHYS 0xe2800000
  363. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 /* 8M */
  364. #endif
  365. #ifdef CONFIG_RIO
  366. /*
  367. * RapidIO MMU
  368. */
  369. #define CONFIG_SYS_RIO_MEM_BASE 0xC0000000
  370. #define CONFIG_SYS_RIO_MEM_SIZE 0x20000000 /* 512M */
  371. #endif
  372. #if defined(CONFIG_PCI)
  373. #undef CONFIG_EEPRO100
  374. #undef CONFIG_TULIP
  375. #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  376. #endif /* CONFIG_PCI */
  377. #if defined(CONFIG_TSEC_ENET)
  378. #define CONFIG_TSEC1 1
  379. #define CONFIG_TSEC1_NAME "eTSEC0"
  380. #define CONFIG_TSEC2 1
  381. #define CONFIG_TSEC2_NAME "eTSEC1"
  382. #undef CONFIG_MPC85XX_FEC
  383. #define TSEC1_PHY_ADDR 0x19
  384. #define TSEC2_PHY_ADDR 0x1a
  385. #define TSEC1_PHYIDX 0
  386. #define TSEC2_PHYIDX 0
  387. #define TSEC1_FLAGS TSEC_GIGABIT
  388. #define TSEC2_FLAGS TSEC_GIGABIT
  389. /* Options are: eTSEC[0-3] */
  390. #define CONFIG_ETHPRIME "eTSEC0"
  391. #endif /* CONFIG_TSEC_ENET */
  392. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  393. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  394. /*
  395. * BOOTP options
  396. */
  397. #define CONFIG_BOOTP_BOOTFILESIZE
  398. #undef CONFIG_WATCHDOG /* watchdog disabled */
  399. /*
  400. * Miscellaneous configurable options
  401. */
  402. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  403. /*
  404. * For booting Linux, the board info and command line data
  405. * have to be in the first 8 MB of memory, since this is
  406. * the maximum mapped by the Linux kernel during initialization.
  407. */
  408. #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux*/
  409. #if defined(CONFIG_CMD_KGDB)
  410. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  411. #endif
  412. /*
  413. * Environment Configuration
  414. */
  415. #if defined(CONFIG_TSEC_ENET)
  416. #define CONFIG_HAS_ETH0
  417. #define CONFIG_HAS_ETH1
  418. #endif
  419. #define CONFIG_IPADDR 192.168.0.55
  420. #define CONFIG_HOSTNAME "sbc8548"
  421. #define CONFIG_ROOTPATH "/opt/eldk/ppc_85xx"
  422. #define CONFIG_BOOTFILE "/uImage"
  423. #define CONFIG_UBOOTPATH /u-boot.bin /* TFTP server */
  424. #define CONFIG_SERVERIP 192.168.0.2
  425. #define CONFIG_GATEWAYIP 192.168.0.1
  426. #define CONFIG_NETMASK 255.255.255.0
  427. #define CONFIG_LOADADDR 1000000 /*default location for tftp and bootm*/
  428. #define CONFIG_EXTRA_ENV_SETTINGS \
  429. "netdev=eth0\0" \
  430. "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
  431. "tftpflash=tftpboot $loadaddr $uboot; " \
  432. "protect off " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
  433. "erase " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
  434. "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) " $filesize; " \
  435. "protect on " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
  436. "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) " $filesize\0" \
  437. "consoledev=ttyS0\0" \
  438. "ramdiskaddr=2000000\0" \
  439. "ramdiskfile=uRamdisk\0" \
  440. "fdtaddr=1e00000\0" \
  441. "fdtfile=sbc8548.dtb\0"
  442. #define CONFIG_NFSBOOTCOMMAND \
  443. "setenv bootargs root=/dev/nfs rw " \
  444. "nfsroot=$serverip:$rootpath " \
  445. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
  446. "console=$consoledev,$baudrate $othbootargs;" \
  447. "tftp $loadaddr $bootfile;" \
  448. "tftp $fdtaddr $fdtfile;" \
  449. "bootm $loadaddr - $fdtaddr"
  450. #define CONFIG_RAMBOOTCOMMAND \
  451. "setenv bootargs root=/dev/ram rw " \
  452. "console=$consoledev,$baudrate $othbootargs;" \
  453. "tftp $ramdiskaddr $ramdiskfile;" \
  454. "tftp $loadaddr $bootfile;" \
  455. "tftp $fdtaddr $fdtfile;" \
  456. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  457. #define CONFIG_BOOTCOMMAND CONFIG_RAMBOOTCOMMAND
  458. #endif /* __CONFIG_H */