T104xRDB.h 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2014 Freescale Semiconductor, Inc.
  4. * Copyright 2020 NXP
  5. */
  6. #ifndef __CONFIG_H
  7. #define __CONFIG_H
  8. #include <linux/stringify.h>
  9. /*
  10. * T104x RDB board configuration file
  11. */
  12. #include <asm/config_mpc85xx.h>
  13. #ifdef CONFIG_RAMBOOT_PBL
  14. #ifndef CONFIG_NXP_ESBC
  15. #define CONFIG_SYS_FSL_PBL_PBI $(SRCTREE)/board/freescale/t104xrdb/t104x_pbi.cfg
  16. #else
  17. #define CONFIG_SYS_FSL_PBL_PBI \
  18. $(SRCTREE)/board/freescale/t104xrdb/t104x_pbi_sb.cfg
  19. #endif
  20. #define CONFIG_SPL_FLUSH_IMAGE
  21. #define CONFIG_SPL_PAD_TO 0x40000
  22. #define CONFIG_SPL_MAX_SIZE 0x28000
  23. #ifdef CONFIG_SPL_BUILD
  24. #define CONFIG_SPL_SKIP_RELOCATE
  25. #define CONFIG_SPL_COMMON_INIT_DDR
  26. #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
  27. #undef CONFIG_DM_I2C
  28. #endif
  29. #define RESET_VECTOR_OFFSET 0x27FFC
  30. #define BOOT_PAGE_OFFSET 0x27000
  31. #ifdef CONFIG_MTD_RAW_NAND
  32. #ifdef CONFIG_NXP_ESBC
  33. #define CONFIG_U_BOOT_HDR_SIZE (16 << 10)
  34. /*
  35. * HDR would be appended at end of image and copied to DDR along
  36. * with U-Boot image.
  37. */
  38. #define CONFIG_SYS_NAND_U_BOOT_SIZE ((768 << 10) + \
  39. CONFIG_U_BOOT_HDR_SIZE)
  40. #else
  41. #define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
  42. #endif
  43. #define CONFIG_SYS_NAND_U_BOOT_DST 0x30000000
  44. #define CONFIG_SYS_NAND_U_BOOT_START 0x30000000
  45. #define CONFIG_SYS_NAND_U_BOOT_OFFS (256 << 10)
  46. #ifdef CONFIG_TARGET_T1040RDB
  47. #define CONFIG_SYS_FSL_PBL_RCW \
  48. $(SRCTREE)/board/freescale/t104xrdb/t1040_nand_rcw.cfg
  49. #endif
  50. #ifdef CONFIG_TARGET_T1042RDB_PI
  51. #define CONFIG_SYS_FSL_PBL_RCW \
  52. $(SRCTREE)/board/freescale/t104xrdb/t1042_pi_nand_rcw.cfg
  53. #endif
  54. #ifdef CONFIG_TARGET_T1042RDB
  55. #define CONFIG_SYS_FSL_PBL_RCW \
  56. $(SRCTREE)/board/freescale/t104xrdb/t1042_nand_rcw.cfg
  57. #endif
  58. #ifdef CONFIG_TARGET_T1040D4RDB
  59. #define CONFIG_SYS_FSL_PBL_RCW \
  60. $(SRCTREE)/board/freescale/t104xrdb/t1040d4_nand_rcw.cfg
  61. #endif
  62. #ifdef CONFIG_TARGET_T1042D4RDB
  63. #define CONFIG_SYS_FSL_PBL_RCW \
  64. $(SRCTREE)/board/freescale/t104xrdb/t1042d4_nand_rcw.cfg
  65. #endif
  66. #endif
  67. #ifdef CONFIG_SPIFLASH
  68. #define CONFIG_RESET_VECTOR_ADDRESS 0x30000FFC
  69. #define CONFIG_SPL_SPI_FLASH_MINIMAL
  70. #define CONFIG_SYS_SPI_FLASH_U_BOOT_SIZE (768 << 10)
  71. #define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x30000000)
  72. #define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x30000000)
  73. #define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (256 << 10)
  74. #ifndef CONFIG_SPL_BUILD
  75. #define CONFIG_SYS_MPC85XX_NO_RESETVEC
  76. #endif
  77. #ifdef CONFIG_TARGET_T1040RDB
  78. #define CONFIG_SYS_FSL_PBL_RCW \
  79. $(SRCTREE)/board/freescale/t104xrdb/t1040_spi_rcw.cfg
  80. #endif
  81. #ifdef CONFIG_TARGET_T1042RDB_PI
  82. #define CONFIG_SYS_FSL_PBL_RCW \
  83. $(SRCTREE)/board/freescale/t104xrdb/t1042_pi_spi_rcw.cfg
  84. #endif
  85. #ifdef CONFIG_TARGET_T1042RDB
  86. #define CONFIG_SYS_FSL_PBL_RCW \
  87. $(SRCTREE)/board/freescale/t104xrdb/t1042_spi_rcw.cfg
  88. #endif
  89. #ifdef CONFIG_TARGET_T1040D4RDB
  90. #define CONFIG_SYS_FSL_PBL_RCW \
  91. $(SRCTREE)/board/freescale/t104xrdb/t1040d4_spi_rcw.cfg
  92. #endif
  93. #ifdef CONFIG_TARGET_T1042D4RDB
  94. #define CONFIG_SYS_FSL_PBL_RCW \
  95. $(SRCTREE)/board/freescale/t104xrdb/t1042d4_spi_rcw.cfg
  96. #endif
  97. #endif
  98. #ifdef CONFIG_SDCARD
  99. #define CONFIG_RESET_VECTOR_ADDRESS 0x30000FFC
  100. #define CONFIG_SYS_MMC_U_BOOT_SIZE (768 << 10)
  101. #define CONFIG_SYS_MMC_U_BOOT_DST (0x30000000)
  102. #define CONFIG_SYS_MMC_U_BOOT_START (0x30000000)
  103. #define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
  104. #ifndef CONFIG_SPL_BUILD
  105. #define CONFIG_SYS_MPC85XX_NO_RESETVEC
  106. #endif
  107. #ifdef CONFIG_TARGET_T1040RDB
  108. #define CONFIG_SYS_FSL_PBL_RCW \
  109. $(SRCTREE)/board/freescale/t104xrdb/t1040_sd_rcw.cfg
  110. #endif
  111. #ifdef CONFIG_TARGET_T1042RDB_PI
  112. #define CONFIG_SYS_FSL_PBL_RCW \
  113. $(SRCTREE)/board/freescale/t104xrdb/t1042_pi_sd_rcw.cfg
  114. #endif
  115. #ifdef CONFIG_TARGET_T1042RDB
  116. #define CONFIG_SYS_FSL_PBL_RCW \
  117. $(SRCTREE)/board/freescale/t104xrdb/t1042_sd_rcw.cfg
  118. #endif
  119. #ifdef CONFIG_TARGET_T1040D4RDB
  120. #define CONFIG_SYS_FSL_PBL_RCW \
  121. $(SRCTREE)/board/freescale/t104xrdb/t1040d4_sd_rcw.cfg
  122. #endif
  123. #ifdef CONFIG_TARGET_T1042D4RDB
  124. #define CONFIG_SYS_FSL_PBL_RCW \
  125. $(SRCTREE)/board/freescale/t104xrdb/t1042d4_sd_rcw.cfg
  126. #endif
  127. #endif
  128. #endif
  129. /* High Level Configuration Options */
  130. #define CONFIG_SYS_BOOK3E_HV /* Category E.HV supported */
  131. /* support deep sleep */
  132. #define CONFIG_DEEP_SLEEP
  133. #ifndef CONFIG_RESET_VECTOR_ADDRESS
  134. #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
  135. #endif
  136. #define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */
  137. #define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS
  138. #define CONFIG_PCIE1 /* PCIE controller 1 */
  139. #define CONFIG_PCIE2 /* PCIE controller 2 */
  140. #define CONFIG_PCIE3 /* PCIE controller 3 */
  141. #define CONFIG_PCIE4 /* PCIE controller 4 */
  142. #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
  143. #define CONFIG_ENV_OVERWRITE
  144. #if defined(CONFIG_SPIFLASH)
  145. #elif defined(CONFIG_SDCARD)
  146. #define CONFIG_SYS_MMC_ENV_DEV 0
  147. #elif defined(CONFIG_MTD_RAW_NAND)
  148. #ifdef CONFIG_NXP_ESBC
  149. #define CONFIG_RAMBOOT_NAND
  150. #define CONFIG_BOOTSCRIPT_COPY_RAM
  151. #endif
  152. #endif
  153. #define CONFIG_SYS_CLK_FREQ 100000000
  154. #define CONFIG_DDR_CLK_FREQ 66666666
  155. /*
  156. * These can be toggled for performance analysis, otherwise use default.
  157. */
  158. #define CONFIG_SYS_CACHE_STASHING
  159. #define CONFIG_BACKSIDE_L2_CACHE
  160. #define CONFIG_SYS_INIT_L2CSR0 L2CSR0_L2E
  161. #define CONFIG_BTB /* toggle branch predition */
  162. #define CONFIG_DDR_ECC
  163. #ifdef CONFIG_DDR_ECC
  164. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
  165. #define CONFIG_MEM_INIT_VALUE 0xdeadbeef
  166. #endif
  167. #define CONFIG_ENABLE_36BIT_PHYS
  168. #define CONFIG_ADDR_MAP
  169. #define CONFIG_SYS_NUM_ADDR_MAP 64 /* number of TLB1 entries */
  170. /*
  171. * Config the L3 Cache as L3 SRAM
  172. */
  173. #define CONFIG_SYS_INIT_L3_ADDR 0xFFFC0000
  174. /*
  175. * For Secure Boot CONFIG_SYS_INIT_L3_ADDR will be redefined and hence
  176. * Physical address (CONFIG_SYS_INIT_L3_ADDR) and virtual address
  177. * (CONFIG_SYS_INIT_L3_VADDR) will be different.
  178. */
  179. #define CONFIG_SYS_INIT_L3_VADDR 0xFFFC0000
  180. #define CONFIG_SYS_L3_SIZE 256 << 10
  181. #define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L3_VADDR + 32 * 1024)
  182. #define SPL_ENV_ADDR (CONFIG_SPL_GD_ADDR + 4 * 1024)
  183. #define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SPL_GD_ADDR + 12 * 1024)
  184. #define CONFIG_SPL_RELOC_MALLOC_SIZE (30 << 10)
  185. #define CONFIG_SPL_RELOC_STACK (CONFIG_SPL_GD_ADDR + 64 * 1024)
  186. #define CONFIG_SYS_DCSRBAR 0xf0000000
  187. #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull
  188. /*
  189. * DDR Setup
  190. */
  191. #define CONFIG_VERY_BIG_RAM
  192. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
  193. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  194. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  195. #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
  196. #define CONFIG_DDR_SPD
  197. #define CONFIG_SYS_SPD_BUS_NUM 0
  198. #define SPD_EEPROM_ADDRESS 0x51
  199. #define CONFIG_SYS_SDRAM_SIZE 4096 /* for fixed parameter use */
  200. /*
  201. * IFC Definitions
  202. */
  203. #define CONFIG_SYS_FLASH_BASE 0xe8000000
  204. #define CONFIG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CONFIG_SYS_FLASH_BASE)
  205. #define CONFIG_SYS_NOR_CSPR_EXT (0xf)
  206. #define CONFIG_SYS_NOR_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE) | \
  207. CSPR_PORT_SIZE_16 | \
  208. CSPR_MSEL_NOR | \
  209. CSPR_V)
  210. #define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024)
  211. /*
  212. * TDM Definition
  213. */
  214. #define T1040_TDM_QUIRK_CCSR_BASE 0xfe000000
  215. /* NOR Flash Timing Params */
  216. #define CONFIG_SYS_NOR_CSOR CSOR_NAND_TRHZ_80
  217. #define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \
  218. FTIM0_NOR_TEADC(0x5) | \
  219. FTIM0_NOR_TEAHC(0x5))
  220. #define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \
  221. FTIM1_NOR_TRAD_NOR(0x1A) |\
  222. FTIM1_NOR_TSEQRAD_NOR(0x13))
  223. #define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x4) | \
  224. FTIM2_NOR_TCH(0x4) | \
  225. FTIM2_NOR_TWPH(0x0E) | \
  226. FTIM2_NOR_TWP(0x1c))
  227. #define CONFIG_SYS_NOR_FTIM3 0x0
  228. #define CONFIG_SYS_FLASH_QUIET_TEST
  229. #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
  230. #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
  231. #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
  232. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  233. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  234. #define CONFIG_SYS_FLASH_EMPTY_INFO
  235. #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS}
  236. /* CPLD on IFC */
  237. #define CPLD_LBMAP_MASK 0x3F
  238. #define CPLD_BANK_SEL_MASK 0x07
  239. #define CPLD_BANK_OVERRIDE 0x40
  240. #define CPLD_LBMAP_ALTBANK 0x44 /* BANK OR | BANK 4 */
  241. #define CPLD_LBMAP_DFLTBANK 0x40 /* BANK OR | BANK0 */
  242. #define CPLD_LBMAP_RESET 0xFF
  243. #define CPLD_LBMAP_SHIFT 0x03
  244. #if defined(CONFIG_TARGET_T1042RDB_PI)
  245. #define CPLD_DIU_SEL_DFP 0x80
  246. #elif defined(CONFIG_TARGET_T1042D4RDB)
  247. #define CPLD_DIU_SEL_DFP 0xc0
  248. #endif
  249. #if defined(CONFIG_TARGET_T1040D4RDB)
  250. #define CPLD_INT_MASK_ALL 0xFF
  251. #define CPLD_INT_MASK_THERM 0x80
  252. #define CPLD_INT_MASK_DVI_DFP 0x40
  253. #define CPLD_INT_MASK_QSGMII1 0x20
  254. #define CPLD_INT_MASK_QSGMII2 0x10
  255. #define CPLD_INT_MASK_SGMI1 0x08
  256. #define CPLD_INT_MASK_SGMI2 0x04
  257. #define CPLD_INT_MASK_TDMR1 0x02
  258. #define CPLD_INT_MASK_TDMR2 0x01
  259. #endif
  260. #define CONFIG_SYS_CPLD_BASE 0xffdf0000
  261. #define CONFIG_SYS_CPLD_BASE_PHYS (0xf00000000ull | CONFIG_SYS_CPLD_BASE)
  262. #define CONFIG_SYS_CSPR2_EXT (0xf)
  263. #define CONFIG_SYS_CSPR2 (CSPR_PHYS_ADDR(CONFIG_SYS_CPLD_BASE_PHYS) \
  264. | CSPR_PORT_SIZE_8 \
  265. | CSPR_MSEL_GPCM \
  266. | CSPR_V)
  267. #define CONFIG_SYS_AMASK2 IFC_AMASK(64*1024)
  268. #define CONFIG_SYS_CSOR2 0x0
  269. /* CPLD Timing parameters for IFC CS2 */
  270. #define CONFIG_SYS_CS2_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \
  271. FTIM0_GPCM_TEADC(0x0e) | \
  272. FTIM0_GPCM_TEAHC(0x0e))
  273. #define CONFIG_SYS_CS2_FTIM1 (FTIM1_GPCM_TACO(0x0e) | \
  274. FTIM1_GPCM_TRAD(0x1f))
  275. #define CONFIG_SYS_CS2_FTIM2 (FTIM2_GPCM_TCS(0x0e) | \
  276. FTIM2_GPCM_TCH(0x8) | \
  277. FTIM2_GPCM_TWP(0x1f))
  278. #define CONFIG_SYS_CS2_FTIM3 0x0
  279. /* NAND Flash on IFC */
  280. #define CONFIG_NAND_FSL_IFC
  281. #define CONFIG_SYS_NAND_BASE 0xff800000
  282. #define CONFIG_SYS_NAND_BASE_PHYS (0xf00000000ull | CONFIG_SYS_NAND_BASE)
  283. #define CONFIG_SYS_NAND_CSPR_EXT (0xf)
  284. #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
  285. | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \
  286. | CSPR_MSEL_NAND /* MSEL = NAND */ \
  287. | CSPR_V)
  288. #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024)
  289. #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
  290. | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
  291. | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
  292. | CSOR_NAND_RAL_3 /* RAL = 3Byes */ \
  293. | CSOR_NAND_PGS_4K /* Page Size = 4K */ \
  294. | CSOR_NAND_SPRZ_224/* Spare size = 224 */ \
  295. | CSOR_NAND_PB(64)) /*Pages Per Block = 64*/
  296. #define CONFIG_SYS_NAND_ONFI_DETECTION
  297. /* ONFI NAND Flash mode0 Timing Params */
  298. #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \
  299. FTIM0_NAND_TWP(0x18) | \
  300. FTIM0_NAND_TWCHT(0x07) | \
  301. FTIM0_NAND_TWH(0x0a))
  302. #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \
  303. FTIM1_NAND_TWBE(0x39) | \
  304. FTIM1_NAND_TRR(0x0e) | \
  305. FTIM1_NAND_TRP(0x18))
  306. #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \
  307. FTIM2_NAND_TREH(0x0a) | \
  308. FTIM2_NAND_TWHRE(0x1e))
  309. #define CONFIG_SYS_NAND_FTIM3 0x0
  310. #define CONFIG_SYS_NAND_DDR_LAW 11
  311. #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
  312. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  313. #define CONFIG_SYS_NAND_BLOCK_SIZE (512 * 1024)
  314. #if defined(CONFIG_MTD_RAW_NAND)
  315. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
  316. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
  317. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
  318. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
  319. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
  320. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
  321. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
  322. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
  323. #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR_CSPR_EXT
  324. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR_CSPR
  325. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
  326. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
  327. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
  328. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
  329. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
  330. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
  331. #else
  332. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR_CSPR_EXT
  333. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR_CSPR
  334. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
  335. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
  336. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
  337. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
  338. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
  339. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
  340. #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NAND_CSPR_EXT
  341. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
  342. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NAND_AMASK
  343. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NAND_CSOR
  344. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NAND_FTIM0
  345. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NAND_FTIM1
  346. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NAND_FTIM2
  347. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NAND_FTIM3
  348. #endif
  349. #ifdef CONFIG_SPL_BUILD
  350. #define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE
  351. #else
  352. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  353. #endif
  354. #if defined(CONFIG_RAMBOOT_PBL)
  355. #define CONFIG_SYS_RAMBOOT
  356. #endif
  357. #ifdef CONFIG_SYS_FSL_ERRATUM_A008044
  358. #if defined(CONFIG_MTD_RAW_NAND)
  359. #define CONFIG_A008044_WORKAROUND
  360. #endif
  361. #endif
  362. #define CONFIG_HWCONFIG
  363. /* define to use L1 as initial stack */
  364. #define CONFIG_L1_INIT_RAM
  365. #define CONFIG_SYS_INIT_RAM_LOCK
  366. #define CONFIG_SYS_INIT_RAM_ADDR 0xfdd00000 /* Initial L1 address */
  367. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf
  368. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW 0xfe03c000
  369. /* The assembler doesn't like typecast */
  370. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
  371. ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
  372. CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
  373. #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
  374. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
  375. GENERATED_GBL_DATA_SIZE)
  376. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  377. #define CONFIG_SYS_MONITOR_LEN (768 * 1024)
  378. #define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
  379. /* Serial Port - controlled on board with jumper J8
  380. * open - index 2
  381. * shorted - index 1
  382. */
  383. #define CONFIG_SYS_NS16550_SERIAL
  384. #define CONFIG_SYS_NS16550_REG_SIZE 1
  385. #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2)
  386. #define CONFIG_SYS_BAUDRATE_TABLE \
  387. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
  388. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500)
  389. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600)
  390. #define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500)
  391. #define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600)
  392. #if defined(CONFIG_TARGET_T1042RDB_PI) || defined(CONFIG_TARGET_T1042D4RDB)
  393. /* Video */
  394. #define CONFIG_FSL_DIU_FB
  395. #ifdef CONFIG_FSL_DIU_FB
  396. #define CONFIG_FSL_DIU_CH7301
  397. #define CONFIG_SYS_DIU_ADDR (CONFIG_SYS_CCSRBAR + 0x180000)
  398. #define CONFIG_VIDEO_LOGO
  399. #define CONFIG_VIDEO_BMP_LOGO
  400. #endif
  401. #endif
  402. /* I2C */
  403. #ifndef CONFIG_DM_I2C
  404. #define CONFIG_SYS_I2C
  405. #define CONFIG_SYS_FSL_I2C_SPEED 400000 /* I2C speed in Hz */
  406. #define CONFIG_SYS_FSL_I2C2_SPEED 400000
  407. #define CONFIG_SYS_FSL_I2C3_SPEED 400000
  408. #define CONFIG_SYS_FSL_I2C4_SPEED 400000
  409. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  410. #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
  411. #define CONFIG_SYS_FSL_I2C3_SLAVE 0x7F
  412. #define CONFIG_SYS_FSL_I2C4_SLAVE 0x7F
  413. #define CONFIG_SYS_FSL_I2C_OFFSET 0x118000
  414. #define CONFIG_SYS_FSL_I2C2_OFFSET 0x118100
  415. #define CONFIG_SYS_FSL_I2C3_OFFSET 0x119000
  416. #define CONFIG_SYS_FSL_I2C4_OFFSET 0x119100
  417. #else
  418. #define CONFIG_I2C_SET_DEFAULT_BUS_NUM
  419. #define CONFIG_I2C_DEFAULT_BUS_NUMBER 0
  420. #endif
  421. #define CONFIG_SYS_I2C_FSL /* Use FSL common I2C driver */
  422. /* I2C bus multiplexer */
  423. #define I2C_MUX_PCA_ADDR 0x70
  424. #define I2C_MUX_CH_DEFAULT 0x8
  425. #if defined(CONFIG_TARGET_T1042RDB_PI) || \
  426. defined(CONFIG_TARGET_T1040D4RDB) || \
  427. defined(CONFIG_TARGET_T1042D4RDB)
  428. /* LDI/DVI Encoder for display */
  429. #define CONFIG_SYS_I2C_LDI_ADDR 0x38
  430. #define CONFIG_SYS_I2C_DVI_ADDR 0x75
  431. #define CONFIG_SYS_I2C_DVI_BUS_NUM 0
  432. /*
  433. * RTC configuration
  434. */
  435. #define RTC
  436. #define CONFIG_RTC_DS1337 1
  437. #define CONFIG_SYS_I2C_RTC_ADDR 0x68
  438. /*DVI encoder*/
  439. #define CONFIG_HDMI_ENCODER_I2C_ADDR 0x75
  440. #endif
  441. /*
  442. * eSPI - Enhanced SPI
  443. */
  444. /*
  445. * General PCI
  446. * Memory space is mapped 1-1, but I/O space must start from 0.
  447. */
  448. #ifdef CONFIG_PCI
  449. /* controller 1, direct to uli, tgtid 3, Base address 20000 */
  450. #ifdef CONFIG_PCIE1
  451. #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
  452. #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull
  453. #define CONFIG_SYS_PCIE1_IO_VIRT 0xf8000000
  454. #define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull
  455. #endif
  456. /* controller 2, Slot 2, tgtid 2, Base address 201000 */
  457. #ifdef CONFIG_PCIE2
  458. #define CONFIG_SYS_PCIE2_MEM_VIRT 0x90000000
  459. #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc10000000ull
  460. #define CONFIG_SYS_PCIE2_IO_VIRT 0xf8010000
  461. #define CONFIG_SYS_PCIE2_IO_PHYS 0xff8010000ull
  462. #endif
  463. /* controller 3, Slot 1, tgtid 1, Base address 202000 */
  464. #ifdef CONFIG_PCIE3
  465. #define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000
  466. #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc20000000ull
  467. #define CONFIG_SYS_PCIE3_IO_VIRT 0xf8020000
  468. #define CONFIG_SYS_PCIE3_IO_PHYS 0xff8020000ull
  469. #endif
  470. /* controller 4, Base address 203000 */
  471. #ifdef CONFIG_PCIE4
  472. #define CONFIG_SYS_PCIE4_MEM_VIRT 0xb0000000
  473. #define CONFIG_SYS_PCIE4_MEM_PHYS 0xc30000000ull
  474. #define CONFIG_SYS_PCIE4_IO_VIRT 0xf8030000
  475. #define CONFIG_SYS_PCIE4_IO_PHYS 0xff8030000ull
  476. #endif
  477. #if !defined(CONFIG_DM_PCI)
  478. #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
  479. #define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000
  480. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000 /* 256M */
  481. #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
  482. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
  483. #define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000
  484. #define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000 /* 256M */
  485. #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
  486. #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
  487. #define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000
  488. #define CONFIG_SYS_PCIE3_MEM_SIZE 0x10000000 /* 256M */
  489. #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000
  490. #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */
  491. #define CONFIG_SYS_PCIE4_MEM_BUS 0xe0000000
  492. #define CONFIG_SYS_PCIE4_MEM_SIZE 0x10000000 /* 256M */
  493. #define CONFIG_SYS_PCIE4_IO_BUS 0x00000000
  494. #define CONFIG_SYS_PCIE4_IO_SIZE 0x00010000 /* 64k */
  495. #define CONFIG_PCI_INDIRECT_BRIDGE
  496. #endif
  497. #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  498. #endif /* CONFIG_PCI */
  499. /* SATA */
  500. #define CONFIG_FSL_SATA_V2
  501. #ifdef CONFIG_FSL_SATA_V2
  502. #define CONFIG_SYS_SATA_MAX_DEVICE 1
  503. #define CONFIG_SATA1
  504. #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
  505. #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
  506. #define CONFIG_LBA48
  507. #endif
  508. /*
  509. * USB
  510. */
  511. #define CONFIG_HAS_FSL_DR_USB
  512. #ifdef CONFIG_HAS_FSL_DR_USB
  513. #ifdef CONFIG_USB_EHCI_HCD
  514. #define CONFIG_USB_EHCI_FSL
  515. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  516. #endif
  517. #endif
  518. #ifdef CONFIG_MMC
  519. #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
  520. #endif
  521. /* Qman/Bman */
  522. #ifndef CONFIG_NOBQFMAN
  523. #define CONFIG_SYS_BMAN_NUM_PORTALS 10
  524. #define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000
  525. #define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull
  526. #define CONFIG_SYS_BMAN_MEM_SIZE 0x02000000
  527. #define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000
  528. #define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000
  529. #define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE
  530. #define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
  531. #define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \
  532. CONFIG_SYS_BMAN_CENA_SIZE)
  533. #define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
  534. #define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08
  535. #define CONFIG_SYS_QMAN_NUM_PORTALS 10
  536. #define CONFIG_SYS_QMAN_MEM_BASE 0xf6000000
  537. #define CONFIG_SYS_QMAN_MEM_PHYS 0xff6000000ull
  538. #define CONFIG_SYS_QMAN_MEM_SIZE 0x02000000
  539. #define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000
  540. #define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000
  541. #define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE
  542. #define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
  543. #define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \
  544. CONFIG_SYS_QMAN_CENA_SIZE)
  545. #define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
  546. #define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08
  547. #define CONFIG_SYS_DPAA_FMAN
  548. #define CONFIG_SYS_DPAA_PME
  549. #define CONFIG_U_QE
  550. /* Default address of microcode for the Linux Fman driver */
  551. #if defined(CONFIG_SPIFLASH)
  552. /*
  553. * env is stored at 0x100000, sector size is 0x10000, ucode is stored after
  554. * env, so we got 0x110000.
  555. */
  556. #define CONFIG_SYS_FMAN_FW_ADDR 0x110000
  557. #elif defined(CONFIG_SDCARD)
  558. /*
  559. * PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is
  560. * about 1MB (2048 blocks), Env is stored after the image, and the env size is
  561. * 0x2000 (16 blocks), 8 + 2048 + 16 = 2072, enlarge it to 2080.
  562. */
  563. #define CONFIG_SYS_FMAN_FW_ADDR (512 * 0x820)
  564. #elif defined(CONFIG_MTD_RAW_NAND)
  565. #define CONFIG_SYS_FMAN_FW_ADDR (5 * CONFIG_SYS_NAND_BLOCK_SIZE)
  566. #else
  567. #define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000
  568. #endif
  569. #if defined(CONFIG_SPIFLASH)
  570. #define CONFIG_SYS_QE_FW_ADDR 0x130000
  571. #elif defined(CONFIG_SDCARD)
  572. #define CONFIG_SYS_QE_FW_ADDR (512 * 0x920)
  573. #elif defined(CONFIG_MTD_RAW_NAND)
  574. #define CONFIG_SYS_QE_FW_ADDR (7 * CONFIG_SYS_NAND_BLOCK_SIZE)
  575. #else
  576. #define CONFIG_SYS_QE_FW_ADDR 0xEFF10000
  577. #endif
  578. #define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000
  579. #define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
  580. #endif /* CONFIG_NOBQFMAN */
  581. #ifdef CONFIG_FMAN_ENET
  582. #if defined(CONFIG_TARGET_T1040RDB) || defined(CONFIG_TARGET_T1042RDB)
  583. #define CONFIG_SYS_SGMII1_PHY_ADDR 0x03
  584. #elif defined(CONFIG_TARGET_T1040D4RDB)
  585. #define CONFIG_SYS_SGMII1_PHY_ADDR 0x01
  586. #elif defined(CONFIG_TARGET_T1042D4RDB)
  587. #define CONFIG_SYS_SGMII1_PHY_ADDR 0x02
  588. #define CONFIG_SYS_SGMII2_PHY_ADDR 0x03
  589. #define CONFIG_SYS_SGMII3_PHY_ADDR 0x01
  590. #endif
  591. #if defined(CONFIG_TARGET_T1040D4RDB) || defined(CONFIG_TARGET_T1042D4RDB)
  592. #define CONFIG_SYS_RGMII1_PHY_ADDR 0x04
  593. #define CONFIG_SYS_RGMII2_PHY_ADDR 0x05
  594. #else
  595. #define CONFIG_SYS_RGMII1_PHY_ADDR 0x01
  596. #define CONFIG_SYS_RGMII2_PHY_ADDR 0x02
  597. #endif
  598. /* Enable VSC9953 L2 Switch driver on T1040 SoC */
  599. #if defined(CONFIG_TARGET_T1040RDB) || defined(CONFIG_TARGET_T1040D4RDB)
  600. #define CONFIG_VSC9953
  601. #ifdef CONFIG_TARGET_T1040RDB
  602. #define CONFIG_SYS_FM1_QSGMII11_PHY_ADDR 0x04
  603. #define CONFIG_SYS_FM1_QSGMII21_PHY_ADDR 0x08
  604. #else
  605. #define CONFIG_SYS_FM1_QSGMII11_PHY_ADDR 0x08
  606. #define CONFIG_SYS_FM1_QSGMII21_PHY_ADDR 0x0c
  607. #endif
  608. #endif
  609. #define CONFIG_ETHPRIME "FM1@DTSEC4"
  610. #endif
  611. /*
  612. * Environment
  613. */
  614. #define CONFIG_LOADS_ECHO /* echo on for serial download */
  615. #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
  616. /*
  617. * Miscellaneous configurable options
  618. */
  619. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  620. /*
  621. * For booting Linux, the board info and command line data
  622. * have to be in the first 64 MB of memory, since this is
  623. * the maximum mapped by the Linux kernel during initialization.
  624. */
  625. #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial map for Linux*/
  626. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  627. #ifdef CONFIG_CMD_KGDB
  628. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  629. #endif
  630. /*
  631. * Dynamic MTD Partition support with mtdparts
  632. */
  633. /*
  634. * Environment Configuration
  635. */
  636. #define CONFIG_ROOTPATH "/opt/nfsroot"
  637. #define CONFIG_BOOTFILE "uImage"
  638. #define CONFIG_UBOOTPATH "u-boot.bin" /* U-Boot image on TFTP server*/
  639. /* default location for tftp and bootm */
  640. #define CONFIG_LOADADDR 1000000
  641. #define __USB_PHY_TYPE utmi
  642. #define RAMDISKFILE "t104xrdb/ramdisk.uboot"
  643. #ifdef CONFIG_TARGET_T1040RDB
  644. #define FDTFILE "t1040rdb/t1040rdb.dtb"
  645. #elif defined(CONFIG_TARGET_T1042RDB_PI)
  646. #define FDTFILE "t1042rdb_pi/t1042rdb_pi.dtb"
  647. #elif defined(CONFIG_TARGET_T1042RDB)
  648. #define FDTFILE "t1042rdb/t1042rdb.dtb"
  649. #elif defined(CONFIG_TARGET_T1040D4RDB)
  650. #define FDTFILE "t1042rdb/t1040d4rdb.dtb"
  651. #elif defined(CONFIG_TARGET_T1042D4RDB)
  652. #define FDTFILE "t1042rdb/t1042d4rdb.dtb"
  653. #endif
  654. #ifdef CONFIG_FSL_DIU_FB
  655. #define DIU_ENVIRONMENT "video-mode=fslfb:1024x768-32@60,monitor=dvi"
  656. #else
  657. #define DIU_ENVIRONMENT
  658. #endif
  659. #define CONFIG_EXTRA_ENV_SETTINGS \
  660. "hwconfig=fsl_ddr:bank_intlv=cs0_cs1;" \
  661. "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) ";"\
  662. "usb2:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\
  663. "netdev=eth0\0" \
  664. "video-mode=" __stringify(DIU_ENVIRONMENT) "\0" \
  665. "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
  666. "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
  667. "tftpflash=tftpboot $loadaddr $uboot && " \
  668. "protect off $ubootaddr +$filesize && " \
  669. "erase $ubootaddr +$filesize && " \
  670. "cp.b $loadaddr $ubootaddr $filesize && " \
  671. "protect on $ubootaddr +$filesize && " \
  672. "cmp.b $loadaddr $ubootaddr $filesize\0" \
  673. "consoledev=ttyS0\0" \
  674. "ramdiskaddr=2000000\0" \
  675. "ramdiskfile=" __stringify(RAMDISKFILE) "\0" \
  676. "fdtaddr=1e00000\0" \
  677. "fdtfile=" __stringify(FDTFILE) "\0" \
  678. "bdev=sda3\0"
  679. #define CONFIG_LINUX \
  680. "setenv bootargs root=/dev/ram rw " \
  681. "console=$consoledev,$baudrate $othbootargs;" \
  682. "setenv ramdiskaddr 0x02000000;" \
  683. "setenv fdtaddr 0x00c00000;" \
  684. "setenv loadaddr 0x1000000;" \
  685. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  686. #define CONFIG_HDBOOT \
  687. "setenv bootargs root=/dev/$bdev rw " \
  688. "console=$consoledev,$baudrate $othbootargs;" \
  689. "tftp $loadaddr $bootfile;" \
  690. "tftp $fdtaddr $fdtfile;" \
  691. "bootm $loadaddr - $fdtaddr"
  692. #define CONFIG_NFSBOOTCOMMAND \
  693. "setenv bootargs root=/dev/nfs rw " \
  694. "nfsroot=$serverip:$rootpath " \
  695. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
  696. "console=$consoledev,$baudrate $othbootargs;" \
  697. "tftp $loadaddr $bootfile;" \
  698. "tftp $fdtaddr $fdtfile;" \
  699. "bootm $loadaddr - $fdtaddr"
  700. #define CONFIG_RAMBOOTCOMMAND \
  701. "setenv bootargs root=/dev/ram rw " \
  702. "console=$consoledev,$baudrate $othbootargs;" \
  703. "tftp $ramdiskaddr $ramdiskfile;" \
  704. "tftp $loadaddr $bootfile;" \
  705. "tftp $fdtaddr $fdtfile;" \
  706. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  707. #define CONFIG_BOOTCOMMAND CONFIG_LINUX
  708. #include <asm/fsl_secure_boot.h>
  709. #endif /* __CONFIG_H */