clk-plladiv.c 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2018 Microhip / Atmel Corporation
  4. * Wenyou.Yang <wenyou.yang@microchip.com>
  5. */
  6. #include <common.h>
  7. #include <clk-uclass.h>
  8. #include <dm/device.h>
  9. #include <linux/io.h>
  10. #include <mach/at91_pmc.h>
  11. #include "pmc.h"
  12. static int at91_plladiv_clk_enable(struct clk *clk)
  13. {
  14. return 0;
  15. }
  16. static ulong at91_plladiv_clk_get_rate(struct clk *clk)
  17. {
  18. struct pmc_platdata *plat = dev_get_platdata(clk->dev);
  19. struct at91_pmc *pmc = plat->reg_base;
  20. struct clk source;
  21. ulong clk_rate;
  22. int ret;
  23. ret = clk_get_by_index(clk->dev, 0, &source);
  24. if (ret)
  25. return -EINVAL;
  26. clk_rate = clk_get_rate(&source);
  27. if (readl(&pmc->mckr) & AT91_PMC_MCKR_PLLADIV_2)
  28. clk_rate /= 2;
  29. return clk_rate;
  30. }
  31. static ulong at91_plladiv_clk_set_rate(struct clk *clk, ulong rate)
  32. {
  33. struct pmc_platdata *plat = dev_get_platdata(clk->dev);
  34. struct at91_pmc *pmc = plat->reg_base;
  35. struct clk source;
  36. ulong parent_rate;
  37. int ret;
  38. ret = clk_get_by_index(clk->dev, 0, &source);
  39. if (ret)
  40. return -EINVAL;
  41. parent_rate = clk_get_rate(&source);
  42. if ((parent_rate != rate) && ((parent_rate) / 2 != rate))
  43. return -EINVAL;
  44. if (parent_rate != rate) {
  45. writel((readl(&pmc->mckr) | AT91_PMC_MCKR_PLLADIV_2),
  46. &pmc->mckr);
  47. }
  48. return 0;
  49. }
  50. static struct clk_ops at91_plladiv_clk_ops = {
  51. .enable = at91_plladiv_clk_enable,
  52. .get_rate = at91_plladiv_clk_get_rate,
  53. .set_rate = at91_plladiv_clk_set_rate,
  54. };
  55. static int at91_plladiv_clk_probe(struct udevice *dev)
  56. {
  57. return at91_pmc_core_probe(dev);
  58. }
  59. static const struct udevice_id at91_plladiv_clk_match[] = {
  60. { .compatible = "atmel,at91sam9x5-clk-plldiv" },
  61. {}
  62. };
  63. U_BOOT_DRIVER(at91_plladiv_clk) = {
  64. .name = "at91-plladiv-clk",
  65. .id = UCLASS_CLK,
  66. .of_match = at91_plladiv_clk_match,
  67. .probe = at91_plladiv_clk_probe,
  68. .platdata_auto_alloc_size = sizeof(struct pmc_platdata),
  69. .ops = &at91_plladiv_clk_ops,
  70. };