rk3328.c 1015 B

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (c) 2016 Rockchip Electronics Co., Ltd
  4. */
  5. #include <common.h>
  6. #include <asm/arch-rockchip/hardware.h>
  7. #include <asm/armv8/mmu.h>
  8. #include <asm/io.h>
  9. DECLARE_GLOBAL_DATA_PTR;
  10. static struct mm_region rk3328_mem_map[] = {
  11. {
  12. .virt = 0x0UL,
  13. .phys = 0x0UL,
  14. .size = 0xff000000UL,
  15. .attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
  16. PTE_BLOCK_INNER_SHARE
  17. }, {
  18. .virt = 0xff000000UL,
  19. .phys = 0xff000000UL,
  20. .size = 0x1000000UL,
  21. .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
  22. PTE_BLOCK_NON_SHARE |
  23. PTE_BLOCK_PXN | PTE_BLOCK_UXN
  24. }, {
  25. /* List terminator */
  26. 0,
  27. }
  28. };
  29. struct mm_region *mem_map = rk3328_mem_map;
  30. int dram_init_banksize(void)
  31. {
  32. size_t max_size = min((unsigned long)gd->ram_size, gd->ram_top);
  33. /* Reserve 0x200000 for ATF bl31 */
  34. gd->bd->bi_dram[0].start = 0x200000;
  35. gd->bd->bi_dram[0].size = max_size - gd->bd->bi_dram[0].start;
  36. return 0;
  37. }
  38. int arch_cpu_init(void)
  39. {
  40. /* We do some SoC one time setting here. */
  41. return 0;
  42. }