mx6-ddr.h 3.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. /*
  2. * Copyright (C) 2013 Boundary Devices Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License as published by
  6. * the Free Software Foundation; either version 2 of the License, or
  7. * (at your option) any later version.
  8. * This program is distributed in the hope that it will be useful,
  9. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. * GNU General Public License for more details.
  12. * You should have received a copy of the GNU General Public License along
  13. * with this program; if not, write to the Free Software Foundation, Inc.,
  14. * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
  15. */
  16. #ifndef __ASM_ARCH_MX6_DDR_H__
  17. #define __ASM_ARCH_MX6_DDR_H__
  18. #ifdef CONFIG_MX6Q
  19. #include "mx6q-ddr.h"
  20. #else
  21. #if defined(CONFIG_MX6DL) || defined(CONFIG_MX6S)
  22. #include "mx6dl-ddr.h"
  23. #else
  24. #error "Please select cpu"
  25. #endif /* CONFIG_MX6DL or CONFIG_MX6S */
  26. #endif /* CONFIG_MX6Q */
  27. #define MX6_MMDC_P0_MDCTL 0x021b0000
  28. #define MX6_MMDC_P0_MDPDC 0x021b0004
  29. #define MX6_MMDC_P0_MDOTC 0x021b0008
  30. #define MX6_MMDC_P0_MDCFG0 0x021b000c
  31. #define MX6_MMDC_P0_MDCFG1 0x021b0010
  32. #define MX6_MMDC_P0_MDCFG2 0x021b0014
  33. #define MX6_MMDC_P0_MDMISC 0x021b0018
  34. #define MX6_MMDC_P0_MDSCR 0x021b001c
  35. #define MX6_MMDC_P0_MDREF 0x021b0020
  36. #define MX6_MMDC_P0_MDRWD 0x021b002c
  37. #define MX6_MMDC_P0_MDOR 0x021b0030
  38. #define MX6_MMDC_P0_MDASP 0x021b0040
  39. #define MX6_MMDC_P0_MAPSR 0x021b0404
  40. #define MX6_MMDC_P0_MPZQHWCTRL 0x021b0800
  41. #define MX6_MMDC_P0_MPWLDECTRL0 0x021b080c
  42. #define MX6_MMDC_P0_MPWLDECTRL1 0x021b0810
  43. #define MX6_MMDC_P0_MPODTCTRL 0x021b0818
  44. #define MX6_MMDC_P0_MPRDDQBY0DL 0x021b081c
  45. #define MX6_MMDC_P0_MPRDDQBY1DL 0x021b0820
  46. #define MX6_MMDC_P0_MPRDDQBY2DL 0x021b0824
  47. #define MX6_MMDC_P0_MPRDDQBY3DL 0x021b0828
  48. #define MX6_MMDC_P0_MPDGCTRL0 0x021b083c
  49. #define MX6_MMDC_P0_MPDGCTRL1 0x021b0840
  50. #define MX6_MMDC_P0_MPRDDLCTL 0x021b0848
  51. #define MX6_MMDC_P0_MPWRDLCTL 0x021b0850
  52. #define MX6_MMDC_P0_MPMUR0 0x021b08b8
  53. #define MX6_MMDC_P1_MDCTL 0x021b4000
  54. #define MX6_MMDC_P1_MDPDC 0x021b4004
  55. #define MX6_MMDC_P1_MDOTC 0x021b4008
  56. #define MX6_MMDC_P1_MDCFG0 0x021b400c
  57. #define MX6_MMDC_P1_MDCFG1 0x021b4010
  58. #define MX6_MMDC_P1_MDCFG2 0x021b4014
  59. #define MX6_MMDC_P1_MDMISC 0x021b4018
  60. #define MX6_MMDC_P1_MDSCR 0x021b401c
  61. #define MX6_MMDC_P1_MDREF 0x021b4020
  62. #define MX6_MMDC_P1_MDRWD 0x021b402c
  63. #define MX6_MMDC_P1_MDOR 0x021b4030
  64. #define MX6_MMDC_P1_MDASP 0x021b4040
  65. #define MX6_MMDC_P1_MAPSR 0x021b4404
  66. #define MX6_MMDC_P1_MPZQHWCTRL 0x021b4800
  67. #define MX6_MMDC_P1_MPWLDECTRL0 0x021b480c
  68. #define MX6_MMDC_P1_MPWLDECTRL1 0x021b4810
  69. #define MX6_MMDC_P1_MPODTCTRL 0x021b4818
  70. #define MX6_MMDC_P1_MPRDDQBY0DL 0x021b481c
  71. #define MX6_MMDC_P1_MPRDDQBY1DL 0x021b4820
  72. #define MX6_MMDC_P1_MPRDDQBY2DL 0x021b4824
  73. #define MX6_MMDC_P1_MPRDDQBY3DL 0x021b4828
  74. #define MX6_MMDC_P1_MPDGCTRL0 0x021b483c
  75. #define MX6_MMDC_P1_MPDGCTRL1 0x021b4840
  76. #define MX6_MMDC_P1_MPRDDLCTL 0x021b4848
  77. #define MX6_MMDC_P1_MPWRDLCTL 0x021b4850
  78. #define MX6_MMDC_P1_MPMUR0 0x021b48b8
  79. #endif /*__ASM_ARCH_MX6_DDR_H__ */