prcm-regs.c 33 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958
  1. /*
  2. *
  3. * HW regs data for OMAP5 Soc
  4. *
  5. * (C) Copyright 2013
  6. * Texas Instruments, <www.ti.com>
  7. *
  8. * Sricharan R <r.sricharan@ti.com>
  9. *
  10. * See file CREDITS for list of people who contributed to this
  11. * project.
  12. *
  13. * This program is free software; you can redistribute it and/or
  14. * modify it under the terms of the GNU General Public License as
  15. * published by the Free Software Foundation; either version 2 of
  16. * the License, or (at your option) any later version.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  26. * MA 02111-1307 USA
  27. */
  28. #include <asm/omap_common.h>
  29. struct prcm_regs const omap5_es1_prcm = {
  30. /* cm1.ckgen */
  31. .cm_clksel_core = 0x4a004100,
  32. .cm_clksel_abe = 0x4a004108,
  33. .cm_dll_ctrl = 0x4a004110,
  34. .cm_clkmode_dpll_core = 0x4a004120,
  35. .cm_idlest_dpll_core = 0x4a004124,
  36. .cm_autoidle_dpll_core = 0x4a004128,
  37. .cm_clksel_dpll_core = 0x4a00412c,
  38. .cm_div_m2_dpll_core = 0x4a004130,
  39. .cm_div_m3_dpll_core = 0x4a004134,
  40. .cm_div_h11_dpll_core = 0x4a004138,
  41. .cm_div_h12_dpll_core = 0x4a00413c,
  42. .cm_div_h13_dpll_core = 0x4a004140,
  43. .cm_div_h14_dpll_core = 0x4a004144,
  44. .cm_ssc_deltamstep_dpll_core = 0x4a004148,
  45. .cm_ssc_modfreqdiv_dpll_core = 0x4a00414c,
  46. .cm_emu_override_dpll_core = 0x4a004150,
  47. .cm_div_h22_dpllcore = 0x4a004154,
  48. .cm_div_h23_dpll_core = 0x4a004158,
  49. .cm_clkmode_dpll_mpu = 0x4a004160,
  50. .cm_idlest_dpll_mpu = 0x4a004164,
  51. .cm_autoidle_dpll_mpu = 0x4a004168,
  52. .cm_clksel_dpll_mpu = 0x4a00416c,
  53. .cm_div_m2_dpll_mpu = 0x4a004170,
  54. .cm_ssc_deltamstep_dpll_mpu = 0x4a004188,
  55. .cm_ssc_modfreqdiv_dpll_mpu = 0x4a00418c,
  56. .cm_bypclk_dpll_mpu = 0x4a00419c,
  57. .cm_clkmode_dpll_iva = 0x4a0041a0,
  58. .cm_idlest_dpll_iva = 0x4a0041a4,
  59. .cm_autoidle_dpll_iva = 0x4a0041a8,
  60. .cm_clksel_dpll_iva = 0x4a0041ac,
  61. .cm_div_h11_dpll_iva = 0x4a0041b8,
  62. .cm_div_h12_dpll_iva = 0x4a0041bc,
  63. .cm_ssc_deltamstep_dpll_iva = 0x4a0041c8,
  64. .cm_ssc_modfreqdiv_dpll_iva = 0x4a0041cc,
  65. .cm_bypclk_dpll_iva = 0x4a0041dc,
  66. .cm_clkmode_dpll_abe = 0x4a0041e0,
  67. .cm_idlest_dpll_abe = 0x4a0041e4,
  68. .cm_autoidle_dpll_abe = 0x4a0041e8,
  69. .cm_clksel_dpll_abe = 0x4a0041ec,
  70. .cm_div_m2_dpll_abe = 0x4a0041f0,
  71. .cm_div_m3_dpll_abe = 0x4a0041f4,
  72. .cm_ssc_deltamstep_dpll_abe = 0x4a004208,
  73. .cm_ssc_modfreqdiv_dpll_abe = 0x4a00420c,
  74. .cm_clkmode_dpll_ddrphy = 0x4a004220,
  75. .cm_idlest_dpll_ddrphy = 0x4a004224,
  76. .cm_autoidle_dpll_ddrphy = 0x4a004228,
  77. .cm_clksel_dpll_ddrphy = 0x4a00422c,
  78. .cm_div_m2_dpll_ddrphy = 0x4a004230,
  79. .cm_div_h11_dpll_ddrphy = 0x4a004238,
  80. .cm_div_h12_dpll_ddrphy = 0x4a00423c,
  81. .cm_div_h13_dpll_ddrphy = 0x4a004240,
  82. .cm_ssc_deltamstep_dpll_ddrphy = 0x4a004248,
  83. .cm_shadow_freq_config1 = 0x4a004260,
  84. .cm_mpu_mpu_clkctrl = 0x4a004320,
  85. /* cm1.dsp */
  86. .cm_dsp_clkstctrl = 0x4a004400,
  87. .cm_dsp_dsp_clkctrl = 0x4a004420,
  88. /* cm1.abe */
  89. .cm1_abe_clkstctrl = 0x4a004500,
  90. .cm1_abe_l4abe_clkctrl = 0x4a004520,
  91. .cm1_abe_aess_clkctrl = 0x4a004528,
  92. .cm1_abe_pdm_clkctrl = 0x4a004530,
  93. .cm1_abe_dmic_clkctrl = 0x4a004538,
  94. .cm1_abe_mcasp_clkctrl = 0x4a004540,
  95. .cm1_abe_mcbsp1_clkctrl = 0x4a004548,
  96. .cm1_abe_mcbsp2_clkctrl = 0x4a004550,
  97. .cm1_abe_mcbsp3_clkctrl = 0x4a004558,
  98. .cm1_abe_slimbus_clkctrl = 0x4a004560,
  99. .cm1_abe_timer5_clkctrl = 0x4a004568,
  100. .cm1_abe_timer6_clkctrl = 0x4a004570,
  101. .cm1_abe_timer7_clkctrl = 0x4a004578,
  102. .cm1_abe_timer8_clkctrl = 0x4a004580,
  103. .cm1_abe_wdt3_clkctrl = 0x4a004588,
  104. /* cm2.ckgen */
  105. .cm_clksel_mpu_m3_iss_root = 0x4a008100,
  106. .cm_clksel_usb_60mhz = 0x4a008104,
  107. .cm_scale_fclk = 0x4a008108,
  108. .cm_core_dvfs_perf1 = 0x4a008110,
  109. .cm_core_dvfs_perf2 = 0x4a008114,
  110. .cm_core_dvfs_perf3 = 0x4a008118,
  111. .cm_core_dvfs_perf4 = 0x4a00811c,
  112. .cm_core_dvfs_current = 0x4a008124,
  113. .cm_iva_dvfs_perf_tesla = 0x4a008128,
  114. .cm_iva_dvfs_perf_ivahd = 0x4a00812c,
  115. .cm_iva_dvfs_perf_abe = 0x4a008130,
  116. .cm_iva_dvfs_current = 0x4a008138,
  117. .cm_clkmode_dpll_per = 0x4a008140,
  118. .cm_idlest_dpll_per = 0x4a008144,
  119. .cm_autoidle_dpll_per = 0x4a008148,
  120. .cm_clksel_dpll_per = 0x4a00814c,
  121. .cm_div_m2_dpll_per = 0x4a008150,
  122. .cm_div_m3_dpll_per = 0x4a008154,
  123. .cm_div_h11_dpll_per = 0x4a008158,
  124. .cm_div_h12_dpll_per = 0x4a00815c,
  125. .cm_div_h14_dpll_per = 0x4a008164,
  126. .cm_ssc_deltamstep_dpll_per = 0x4a008168,
  127. .cm_ssc_modfreqdiv_dpll_per = 0x4a00816c,
  128. .cm_emu_override_dpll_per = 0x4a008170,
  129. .cm_clkmode_dpll_usb = 0x4a008180,
  130. .cm_idlest_dpll_usb = 0x4a008184,
  131. .cm_autoidle_dpll_usb = 0x4a008188,
  132. .cm_clksel_dpll_usb = 0x4a00818c,
  133. .cm_div_m2_dpll_usb = 0x4a008190,
  134. .cm_ssc_deltamstep_dpll_usb = 0x4a0081a8,
  135. .cm_ssc_modfreqdiv_dpll_usb = 0x4a0081ac,
  136. .cm_clkdcoldo_dpll_usb = 0x4a0081b4,
  137. .cm_clkmode_dpll_unipro = 0x4a0081c0,
  138. .cm_idlest_dpll_unipro = 0x4a0081c4,
  139. .cm_autoidle_dpll_unipro = 0x4a0081c8,
  140. .cm_clksel_dpll_unipro = 0x4a0081cc,
  141. .cm_div_m2_dpll_unipro = 0x4a0081d0,
  142. .cm_ssc_deltamstep_dpll_unipro = 0x4a0081e8,
  143. .cm_ssc_modfreqdiv_dpll_unipro = 0x4a0081ec,
  144. /* cm2.core */
  145. .cm_coreaon_bandgap_clkctrl = 0x4a008648,
  146. .cm_coreaon_io_srcomp_clkctrl = 0x4a008650,
  147. .cm_l3_1_clkstctrl = 0x4a008700,
  148. .cm_l3_1_dynamicdep = 0x4a008708,
  149. .cm_l3_1_l3_1_clkctrl = 0x4a008720,
  150. .cm_l3_2_clkstctrl = 0x4a008800,
  151. .cm_l3_2_dynamicdep = 0x4a008808,
  152. .cm_l3_2_l3_2_clkctrl = 0x4a008820,
  153. .cm_l3_gpmc_clkctrl = 0x4a008828,
  154. .cm_l3_2_ocmc_ram_clkctrl = 0x4a008830,
  155. .cm_mpu_m3_clkstctrl = 0x4a008900,
  156. .cm_mpu_m3_staticdep = 0x4a008904,
  157. .cm_mpu_m3_dynamicdep = 0x4a008908,
  158. .cm_mpu_m3_mpu_m3_clkctrl = 0x4a008920,
  159. .cm_sdma_clkstctrl = 0x4a008a00,
  160. .cm_sdma_staticdep = 0x4a008a04,
  161. .cm_sdma_dynamicdep = 0x4a008a08,
  162. .cm_sdma_sdma_clkctrl = 0x4a008a20,
  163. .cm_memif_clkstctrl = 0x4a008b00,
  164. .cm_memif_dmm_clkctrl = 0x4a008b20,
  165. .cm_memif_emif_fw_clkctrl = 0x4a008b28,
  166. .cm_memif_emif_1_clkctrl = 0x4a008b30,
  167. .cm_memif_emif_2_clkctrl = 0x4a008b38,
  168. .cm_memif_dll_clkctrl = 0x4a008b40,
  169. .cm_memif_emif_h1_clkctrl = 0x4a008b50,
  170. .cm_memif_emif_h2_clkctrl = 0x4a008b58,
  171. .cm_memif_dll_h_clkctrl = 0x4a008b60,
  172. .cm_c2c_clkstctrl = 0x4a008c00,
  173. .cm_c2c_staticdep = 0x4a008c04,
  174. .cm_c2c_dynamicdep = 0x4a008c08,
  175. .cm_c2c_sad2d_clkctrl = 0x4a008c20,
  176. .cm_c2c_modem_icr_clkctrl = 0x4a008c28,
  177. .cm_c2c_sad2d_fw_clkctrl = 0x4a008c30,
  178. .cm_l4cfg_clkstctrl = 0x4a008d00,
  179. .cm_l4cfg_dynamicdep = 0x4a008d08,
  180. .cm_l4cfg_l4_cfg_clkctrl = 0x4a008d20,
  181. .cm_l4cfg_hw_sem_clkctrl = 0x4a008d28,
  182. .cm_l4cfg_mailbox_clkctrl = 0x4a008d30,
  183. .cm_l4cfg_sar_rom_clkctrl = 0x4a008d38,
  184. .cm_l3instr_clkstctrl = 0x4a008e00,
  185. .cm_l3instr_l3_3_clkctrl = 0x4a008e20,
  186. .cm_l3instr_l3_instr_clkctrl = 0x4a008e28,
  187. .cm_l3instr_intrconn_wp1_clkctrl = 0x4a008e40,
  188. /* cm2.ivahd */
  189. .cm_ivahd_clkstctrl = 0x4a008f00,
  190. .cm_ivahd_ivahd_clkctrl = 0x4a008f20,
  191. .cm_ivahd_sl2_clkctrl = 0x4a008f28,
  192. /* cm2.cam */
  193. .cm_cam_clkstctrl = 0x4a009000,
  194. .cm_cam_iss_clkctrl = 0x4a009020,
  195. .cm_cam_fdif_clkctrl = 0x4a009028,
  196. /* cm2.dss */
  197. .cm_dss_clkstctrl = 0x4a009100,
  198. .cm_dss_dss_clkctrl = 0x4a009120,
  199. /* cm2.sgx */
  200. .cm_sgx_clkstctrl = 0x4a009200,
  201. .cm_sgx_sgx_clkctrl = 0x4a009220,
  202. /* cm2.l3init */
  203. .cm_l3init_clkstctrl = 0x4a009300,
  204. .cm_l3init_hsmmc1_clkctrl = 0x4a009328,
  205. .cm_l3init_hsmmc2_clkctrl = 0x4a009330,
  206. .cm_l3init_hsi_clkctrl = 0x4a009338,
  207. .cm_l3init_hsusbhost_clkctrl = 0x4a009358,
  208. .cm_l3init_hsusbotg_clkctrl = 0x4a009360,
  209. .cm_l3init_hsusbtll_clkctrl = 0x4a009368,
  210. .cm_l3init_p1500_clkctrl = 0x4a009378,
  211. .cm_l3init_fsusb_clkctrl = 0x4a0093d0,
  212. .cm_l3init_ocp2scp1_clkctrl = 0x4a0093e0,
  213. /* cm2.l4per */
  214. .cm_l4per_clkstctrl = 0x4a009400,
  215. .cm_l4per_dynamicdep = 0x4a009408,
  216. .cm_l4per_adc_clkctrl = 0x4a009420,
  217. .cm_l4per_gptimer10_clkctrl = 0x4a009428,
  218. .cm_l4per_gptimer11_clkctrl = 0x4a009430,
  219. .cm_l4per_gptimer2_clkctrl = 0x4a009438,
  220. .cm_l4per_gptimer3_clkctrl = 0x4a009440,
  221. .cm_l4per_gptimer4_clkctrl = 0x4a009448,
  222. .cm_l4per_gptimer9_clkctrl = 0x4a009450,
  223. .cm_l4per_elm_clkctrl = 0x4a009458,
  224. .cm_l4per_gpio2_clkctrl = 0x4a009460,
  225. .cm_l4per_gpio3_clkctrl = 0x4a009468,
  226. .cm_l4per_gpio4_clkctrl = 0x4a009470,
  227. .cm_l4per_gpio5_clkctrl = 0x4a009478,
  228. .cm_l4per_gpio6_clkctrl = 0x4a009480,
  229. .cm_l4per_hdq1w_clkctrl = 0x4a009488,
  230. .cm_l4per_hecc1_clkctrl = 0x4a009490,
  231. .cm_l4per_hecc2_clkctrl = 0x4a009498,
  232. .cm_l4per_i2c1_clkctrl = 0x4a0094a0,
  233. .cm_l4per_i2c2_clkctrl = 0x4a0094a8,
  234. .cm_l4per_i2c3_clkctrl = 0x4a0094b0,
  235. .cm_l4per_i2c4_clkctrl = 0x4a0094b8,
  236. .cm_l4per_l4per_clkctrl = 0x4a0094c0,
  237. .cm_l4per_mcasp2_clkctrl = 0x4a0094d0,
  238. .cm_l4per_mcasp3_clkctrl = 0x4a0094d8,
  239. .cm_l4per_mgate_clkctrl = 0x4a0094e8,
  240. .cm_l4per_mcspi1_clkctrl = 0x4a0094f0,
  241. .cm_l4per_mcspi2_clkctrl = 0x4a0094f8,
  242. .cm_l4per_mcspi3_clkctrl = 0x4a009500,
  243. .cm_l4per_mcspi4_clkctrl = 0x4a009508,
  244. .cm_l4per_gpio7_clkctrl = 0x4a009510,
  245. .cm_l4per_gpio8_clkctrl = 0x4a009518,
  246. .cm_l4per_mmcsd3_clkctrl = 0x4a009520,
  247. .cm_l4per_mmcsd4_clkctrl = 0x4a009528,
  248. .cm_l4per_msprohg_clkctrl = 0x4a009530,
  249. .cm_l4per_slimbus2_clkctrl = 0x4a009538,
  250. .cm_l4per_uart1_clkctrl = 0x4a009540,
  251. .cm_l4per_uart2_clkctrl = 0x4a009548,
  252. .cm_l4per_uart3_clkctrl = 0x4a009550,
  253. .cm_l4per_uart4_clkctrl = 0x4a009558,
  254. .cm_l4per_mmcsd5_clkctrl = 0x4a009560,
  255. .cm_l4per_i2c5_clkctrl = 0x4a009568,
  256. .cm_l4per_uart5_clkctrl = 0x4a009570,
  257. .cm_l4per_uart6_clkctrl = 0x4a009578,
  258. .cm_l4sec_clkstctrl = 0x4a009580,
  259. .cm_l4sec_staticdep = 0x4a009584,
  260. .cm_l4sec_dynamicdep = 0x4a009588,
  261. .cm_l4sec_aes1_clkctrl = 0x4a0095a0,
  262. .cm_l4sec_aes2_clkctrl = 0x4a0095a8,
  263. .cm_l4sec_des3des_clkctrl = 0x4a0095b0,
  264. .cm_l4sec_pkaeip29_clkctrl = 0x4a0095b8,
  265. .cm_l4sec_rng_clkctrl = 0x4a0095c0,
  266. .cm_l4sec_sha2md51_clkctrl = 0x4a0095c8,
  267. .cm_l4sec_cryptodma_clkctrl = 0x4a0095d8,
  268. /* l4 wkup regs */
  269. .cm_abe_pll_ref_clksel = 0x4ae0610c,
  270. .cm_sys_clksel = 0x4ae06110,
  271. .cm_wkup_clkstctrl = 0x4ae07800,
  272. .cm_wkup_l4wkup_clkctrl = 0x4ae07820,
  273. .cm_wkup_wdtimer1_clkctrl = 0x4ae07828,
  274. .cm_wkup_wdtimer2_clkctrl = 0x4ae07830,
  275. .cm_wkup_gpio1_clkctrl = 0x4ae07838,
  276. .cm_wkup_gptimer1_clkctrl = 0x4ae07840,
  277. .cm_wkup_gptimer12_clkctrl = 0x4ae07848,
  278. .cm_wkup_synctimer_clkctrl = 0x4ae07850,
  279. .cm_wkup_usim_clkctrl = 0x4ae07858,
  280. .cm_wkup_sarram_clkctrl = 0x4ae07860,
  281. .cm_wkup_keyboard_clkctrl = 0x4ae07878,
  282. .cm_wkup_rtc_clkctrl = 0x4ae07880,
  283. .cm_wkup_bandgap_clkctrl = 0x4ae07888,
  284. .cm_wkupaon_scrm_clkctrl = 0x4ae07890,
  285. .cm_wkupaon_io_srcomp_clkctrl = 0x4ae07898,
  286. .prm_rstctrl = 0x4ae07b00,
  287. .prm_rstst = 0x4ae07b04,
  288. .prm_vc_val_bypass = 0x4ae07ba0,
  289. .prm_vc_cfg_i2c_mode = 0x4ae07bb4,
  290. .prm_vc_cfg_i2c_clk = 0x4ae07bb8,
  291. .prm_sldo_core_setup = 0x4ae07bc4,
  292. .prm_sldo_core_ctrl = 0x4ae07bc8,
  293. .prm_sldo_mpu_setup = 0x4ae07bcc,
  294. .prm_sldo_mpu_ctrl = 0x4ae07bd0,
  295. .prm_sldo_mm_setup = 0x4ae07bd4,
  296. .prm_sldo_mm_ctrl = 0x4ae07bd8,
  297. };
  298. struct omap_sys_ctrl_regs const omap5_ctrl = {
  299. .control_status = 0x4A002134,
  300. .control_paconf_global = 0x4A002DA0,
  301. .control_paconf_mode = 0x4A002DA4,
  302. .control_smart1io_padconf_0 = 0x4A002DA8,
  303. .control_smart1io_padconf_1 = 0x4A002DAC,
  304. .control_smart1io_padconf_2 = 0x4A002DB0,
  305. .control_smart2io_padconf_0 = 0x4A002DB4,
  306. .control_smart2io_padconf_1 = 0x4A002DB8,
  307. .control_smart2io_padconf_2 = 0x4A002DBC,
  308. .control_smart3io_padconf_0 = 0x4A002DC0,
  309. .control_smart3io_padconf_1 = 0x4A002DC4,
  310. .control_pbias = 0x4A002E00,
  311. .control_i2c_0 = 0x4A002E04,
  312. .control_camera_rx = 0x4A002E08,
  313. .control_hdmi_tx_phy = 0x4A002E0C,
  314. .control_uniportm = 0x4A002E10,
  315. .control_dsiphy = 0x4A002E14,
  316. .control_mcbsplp = 0x4A002E18,
  317. .control_usb2phycore = 0x4A002E1C,
  318. .control_hdmi_1 = 0x4A002E20,
  319. .control_hsi = 0x4A002E24,
  320. .control_ddr3ch1_0 = 0x4A002E30,
  321. .control_ddr3ch2_0 = 0x4A002E34,
  322. .control_ddrch1_0 = 0x4A002E38,
  323. .control_ddrch1_1 = 0x4A002E3C,
  324. .control_ddrch2_0 = 0x4A002E40,
  325. .control_ddrch2_1 = 0x4A002E44,
  326. .control_lpddr2ch1_0 = 0x4A002E48,
  327. .control_lpddr2ch1_1 = 0x4A002E4C,
  328. .control_ddrio_0 = 0x4A002E50,
  329. .control_ddrio_1 = 0x4A002E54,
  330. .control_ddrio_2 = 0x4A002E58,
  331. .control_hyst_1 = 0x4A002E5C,
  332. .control_usbb_hsic_control = 0x4A002E60,
  333. .control_c2c = 0x4A002E64,
  334. .control_core_control_spare_rw = 0x4A002E68,
  335. .control_core_control_spare_r = 0x4A002E6C,
  336. .control_core_control_spare_r_c0 = 0x4A002E70,
  337. .control_srcomp_north_side = 0x4A002E74,
  338. .control_srcomp_south_side = 0x4A002E78,
  339. .control_srcomp_east_side = 0x4A002E7C,
  340. .control_srcomp_west_side = 0x4A002E80,
  341. .control_srcomp_code_latch = 0x4A002E84,
  342. .control_port_emif1_sdram_config = 0x4AE0C110,
  343. .control_port_emif1_lpddr2_nvm_config = 0x4AE0C114,
  344. .control_port_emif2_sdram_config = 0x4AE0C118,
  345. .control_emif1_sdram_config_ext = 0x4AE0C144,
  346. .control_emif2_sdram_config_ext = 0x4AE0C148,
  347. .control_smart1nopmio_padconf_0 = 0x4AE0CDA0,
  348. .control_smart1nopmio_padconf_1 = 0x4AE0CDA4,
  349. .control_padconf_mode = 0x4AE0CDA8,
  350. .control_xtal_oscillator = 0x4AE0CDAC,
  351. .control_i2c_2 = 0x4AE0CDB0,
  352. .control_ckobuffer = 0x4AE0CDB4,
  353. .control_wkup_control_spare_rw = 0x4AE0CDB8,
  354. .control_wkup_control_spare_r = 0x4AE0CDBC,
  355. .control_wkup_control_spare_r_c0 = 0x4AE0CDC0,
  356. .control_srcomp_east_side_wkup = 0x4AE0CDC4,
  357. .control_efuse_1 = 0x4AE0CDC8,
  358. .control_efuse_2 = 0x4AE0CDCC,
  359. .control_efuse_3 = 0x4AE0CDD0,
  360. .control_efuse_4 = 0x4AE0CDD4,
  361. .control_efuse_5 = 0x4AE0CDD8,
  362. .control_efuse_6 = 0x4AE0CDDC,
  363. .control_efuse_7 = 0x4AE0CDE0,
  364. .control_efuse_8 = 0x4AE0CDE4,
  365. .control_efuse_9 = 0x4AE0CDE8,
  366. .control_efuse_10 = 0x4AE0CDEC,
  367. .control_efuse_11 = 0x4AE0CDF0,
  368. .control_efuse_12 = 0x4AE0CDF4,
  369. .control_efuse_13 = 0x4AE0CDF8,
  370. };
  371. struct omap_sys_ctrl_regs const dra7xx_ctrl = {
  372. .control_status = 0x4A002134,
  373. .control_core_mmr_lock1 = 0x4A002540,
  374. .control_core_mmr_lock2 = 0x4A002544,
  375. .control_core_mmr_lock3 = 0x4A002548,
  376. .control_core_mmr_lock4 = 0x4A00254C,
  377. .control_core_mmr_lock5 = 0x4A002550,
  378. .control_core_control_io1 = 0x4A002554,
  379. .control_core_control_io2 = 0x4A002558,
  380. .control_paconf_global = 0x4A002DA0,
  381. .control_paconf_mode = 0x4A002DA4,
  382. .control_smart1io_padconf_0 = 0x4A002DA8,
  383. .control_smart1io_padconf_1 = 0x4A002DAC,
  384. .control_smart1io_padconf_2 = 0x4A002DB0,
  385. .control_smart2io_padconf_0 = 0x4A002DB4,
  386. .control_smart2io_padconf_1 = 0x4A002DB8,
  387. .control_smart2io_padconf_2 = 0x4A002DBC,
  388. .control_smart3io_padconf_0 = 0x4A002DC0,
  389. .control_smart3io_padconf_1 = 0x4A002DC4,
  390. .control_pbias = 0x4A002E00,
  391. .control_i2c_0 = 0x4A002E04,
  392. .control_camera_rx = 0x4A002E08,
  393. .control_hdmi_tx_phy = 0x4A002E0C,
  394. .control_uniportm = 0x4A002E10,
  395. .control_dsiphy = 0x4A002E14,
  396. .control_mcbsplp = 0x4A002E18,
  397. .control_usb2phycore = 0x4A002E1C,
  398. .control_hdmi_1 = 0x4A002E20,
  399. .control_hsi = 0x4A002E24,
  400. .control_ddr3ch1_0 = 0x4A002E30,
  401. .control_ddr3ch2_0 = 0x4A002E34,
  402. .control_ddrch1_0 = 0x4A002E38,
  403. .control_ddrch1_1 = 0x4A002E3C,
  404. .control_ddrch2_0 = 0x4A002E40,
  405. .control_ddrch2_1 = 0x4A002E44,
  406. .control_lpddr2ch1_0 = 0x4A002E48,
  407. .control_lpddr2ch1_1 = 0x4A002E4C,
  408. .control_ddrio_0 = 0x4A002E50,
  409. .control_ddrio_1 = 0x4A002E54,
  410. .control_ddrio_2 = 0x4A002E58,
  411. .control_hyst_1 = 0x4A002E5C,
  412. .control_usbb_hsic_control = 0x4A002E60,
  413. .control_c2c = 0x4A002E64,
  414. .control_core_control_spare_rw = 0x4A002E68,
  415. .control_core_control_spare_r = 0x4A002E6C,
  416. .control_core_control_spare_r_c0 = 0x4A002E70,
  417. .control_srcomp_north_side = 0x4A002E74,
  418. .control_srcomp_south_side = 0x4A002E78,
  419. .control_srcomp_east_side = 0x4A002E7C,
  420. .control_srcomp_west_side = 0x4A002E80,
  421. .control_srcomp_code_latch = 0x4A002E84,
  422. .control_padconf_core_base = 0x4A003400,
  423. .control_port_emif1_sdram_config = 0x4AE0C110,
  424. .control_port_emif1_lpddr2_nvm_config = 0x4AE0C114,
  425. .control_port_emif2_sdram_config = 0x4AE0C118,
  426. .control_emif1_sdram_config_ext = 0x4AE0C144,
  427. .control_emif2_sdram_config_ext = 0x4AE0C148,
  428. .control_padconf_mode = 0x4AE0C5A0,
  429. .control_xtal_oscillator = 0x4AE0C5A4,
  430. .control_i2c_2 = 0x4AE0C5A8,
  431. .control_ckobuffer = 0x4AE0C5AC,
  432. .control_wkup_control_spare_rw = 0x4AE0C5B0,
  433. .control_wkup_control_spare_r = 0x4AE0C5B4,
  434. .control_wkup_control_spare_r_c0 = 0x4AE0C5B8,
  435. .control_srcomp_east_side_wkup = 0x4AE0C5BC,
  436. .control_efuse_1 = 0x4AE0C5C0,
  437. .control_efuse_2 = 0x4AE0C5C4,
  438. .control_efuse_3 = 0x4AE0C5C8,
  439. .control_efuse_4 = 0x4AE0C5CC,
  440. .control_efuse_13 = 0x4AE0C5F0,
  441. };
  442. struct prcm_regs const omap5_es2_prcm = {
  443. /* cm1.ckgen */
  444. .cm_clksel_core = 0x4a004100,
  445. .cm_clksel_abe = 0x4a004108,
  446. .cm_dll_ctrl = 0x4a004110,
  447. .cm_clkmode_dpll_core = 0x4a004120,
  448. .cm_idlest_dpll_core = 0x4a004124,
  449. .cm_autoidle_dpll_core = 0x4a004128,
  450. .cm_clksel_dpll_core = 0x4a00412c,
  451. .cm_div_m2_dpll_core = 0x4a004130,
  452. .cm_div_m3_dpll_core = 0x4a004134,
  453. .cm_div_h11_dpll_core = 0x4a004138,
  454. .cm_div_h12_dpll_core = 0x4a00413c,
  455. .cm_div_h13_dpll_core = 0x4a004140,
  456. .cm_div_h14_dpll_core = 0x4a004144,
  457. .cm_ssc_deltamstep_dpll_core = 0x4a004148,
  458. .cm_ssc_modfreqdiv_dpll_core = 0x4a00414c,
  459. .cm_div_h21_dpll_core = 0x4a004150,
  460. .cm_div_h22_dpllcore = 0x4a004154,
  461. .cm_div_h23_dpll_core = 0x4a004158,
  462. .cm_div_h24_dpll_core = 0x4a00415c,
  463. .cm_clkmode_dpll_mpu = 0x4a004160,
  464. .cm_idlest_dpll_mpu = 0x4a004164,
  465. .cm_autoidle_dpll_mpu = 0x4a004168,
  466. .cm_clksel_dpll_mpu = 0x4a00416c,
  467. .cm_div_m2_dpll_mpu = 0x4a004170,
  468. .cm_ssc_deltamstep_dpll_mpu = 0x4a004188,
  469. .cm_ssc_modfreqdiv_dpll_mpu = 0x4a00418c,
  470. .cm_bypclk_dpll_mpu = 0x4a00419c,
  471. .cm_clkmode_dpll_iva = 0x4a0041a0,
  472. .cm_idlest_dpll_iva = 0x4a0041a4,
  473. .cm_autoidle_dpll_iva = 0x4a0041a8,
  474. .cm_clksel_dpll_iva = 0x4a0041ac,
  475. .cm_div_h11_dpll_iva = 0x4a0041b8,
  476. .cm_div_h12_dpll_iva = 0x4a0041bc,
  477. .cm_ssc_deltamstep_dpll_iva = 0x4a0041c8,
  478. .cm_ssc_modfreqdiv_dpll_iva = 0x4a0041cc,
  479. .cm_bypclk_dpll_iva = 0x4a0041dc,
  480. .cm_clkmode_dpll_abe = 0x4a0041e0,
  481. .cm_idlest_dpll_abe = 0x4a0041e4,
  482. .cm_autoidle_dpll_abe = 0x4a0041e8,
  483. .cm_clksel_dpll_abe = 0x4a0041ec,
  484. .cm_div_m2_dpll_abe = 0x4a0041f0,
  485. .cm_div_m3_dpll_abe = 0x4a0041f4,
  486. .cm_ssc_deltamstep_dpll_abe = 0x4a004208,
  487. .cm_ssc_modfreqdiv_dpll_abe = 0x4a00420c,
  488. .cm_clkmode_dpll_ddrphy = 0x4a004220,
  489. .cm_idlest_dpll_ddrphy = 0x4a004224,
  490. .cm_autoidle_dpll_ddrphy = 0x4a004228,
  491. .cm_clksel_dpll_ddrphy = 0x4a00422c,
  492. .cm_div_m2_dpll_ddrphy = 0x4a004230,
  493. .cm_div_h11_dpll_ddrphy = 0x4a004238,
  494. .cm_div_h12_dpll_ddrphy = 0x4a00423c,
  495. .cm_div_h13_dpll_ddrphy = 0x4a004240,
  496. .cm_ssc_deltamstep_dpll_ddrphy = 0x4a004248,
  497. .cm_shadow_freq_config1 = 0x4a004260,
  498. .cm_mpu_mpu_clkctrl = 0x4a004320,
  499. /* cm1.dsp */
  500. .cm_dsp_clkstctrl = 0x4a004400,
  501. .cm_dsp_dsp_clkctrl = 0x4a004420,
  502. /* cm1.abe */
  503. .cm1_abe_clkstctrl = 0x4a004500,
  504. .cm1_abe_l4abe_clkctrl = 0x4a004520,
  505. .cm1_abe_aess_clkctrl = 0x4a004528,
  506. .cm1_abe_pdm_clkctrl = 0x4a004530,
  507. .cm1_abe_dmic_clkctrl = 0x4a004538,
  508. .cm1_abe_mcasp_clkctrl = 0x4a004540,
  509. .cm1_abe_mcbsp1_clkctrl = 0x4a004548,
  510. .cm1_abe_mcbsp2_clkctrl = 0x4a004550,
  511. .cm1_abe_mcbsp3_clkctrl = 0x4a004558,
  512. .cm1_abe_slimbus_clkctrl = 0x4a004560,
  513. .cm1_abe_timer5_clkctrl = 0x4a004568,
  514. .cm1_abe_timer6_clkctrl = 0x4a004570,
  515. .cm1_abe_timer7_clkctrl = 0x4a004578,
  516. .cm1_abe_timer8_clkctrl = 0x4a004580,
  517. .cm1_abe_wdt3_clkctrl = 0x4a004588,
  518. /* cm2.ckgen */
  519. .cm_clksel_mpu_m3_iss_root = 0x4a008100,
  520. .cm_clksel_usb_60mhz = 0x4a008104,
  521. .cm_scale_fclk = 0x4a008108,
  522. .cm_core_dvfs_perf1 = 0x4a008110,
  523. .cm_core_dvfs_perf2 = 0x4a008114,
  524. .cm_core_dvfs_perf3 = 0x4a008118,
  525. .cm_core_dvfs_perf4 = 0x4a00811c,
  526. .cm_core_dvfs_current = 0x4a008124,
  527. .cm_iva_dvfs_perf_tesla = 0x4a008128,
  528. .cm_iva_dvfs_perf_ivahd = 0x4a00812c,
  529. .cm_iva_dvfs_perf_abe = 0x4a008130,
  530. .cm_iva_dvfs_current = 0x4a008138,
  531. .cm_clkmode_dpll_per = 0x4a008140,
  532. .cm_idlest_dpll_per = 0x4a008144,
  533. .cm_autoidle_dpll_per = 0x4a008148,
  534. .cm_clksel_dpll_per = 0x4a00814c,
  535. .cm_div_m2_dpll_per = 0x4a008150,
  536. .cm_div_m3_dpll_per = 0x4a008154,
  537. .cm_div_h11_dpll_per = 0x4a008158,
  538. .cm_div_h12_dpll_per = 0x4a00815c,
  539. .cm_div_h13_dpll_per = 0x4a008160,
  540. .cm_div_h14_dpll_per = 0x4a008164,
  541. .cm_ssc_deltamstep_dpll_per = 0x4a008168,
  542. .cm_ssc_modfreqdiv_dpll_per = 0x4a00816c,
  543. .cm_emu_override_dpll_per = 0x4a008170,
  544. .cm_clkmode_dpll_usb = 0x4a008180,
  545. .cm_idlest_dpll_usb = 0x4a008184,
  546. .cm_autoidle_dpll_usb = 0x4a008188,
  547. .cm_clksel_dpll_usb = 0x4a00818c,
  548. .cm_div_m2_dpll_usb = 0x4a008190,
  549. .cm_ssc_deltamstep_dpll_usb = 0x4a0081a8,
  550. .cm_ssc_modfreqdiv_dpll_usb = 0x4a0081ac,
  551. .cm_clkdcoldo_dpll_usb = 0x4a0081b4,
  552. .cm_clkmode_dpll_unipro = 0x4a0081c0,
  553. .cm_idlest_dpll_unipro = 0x4a0081c4,
  554. .cm_autoidle_dpll_unipro = 0x4a0081c8,
  555. .cm_clksel_dpll_unipro = 0x4a0081cc,
  556. .cm_div_m2_dpll_unipro = 0x4a0081d0,
  557. .cm_ssc_deltamstep_dpll_unipro = 0x4a0081e8,
  558. .cm_ssc_modfreqdiv_dpll_unipro = 0x4a0081ec,
  559. .cm_coreaon_bandgap_clkctrl = 0x4a008648,
  560. .cm_coreaon_io_srcomp_clkctrl = 0x4a008650,
  561. /* cm2.core */
  562. .cm_l3_1_clkstctrl = 0x4a008700,
  563. .cm_l3_1_dynamicdep = 0x4a008708,
  564. .cm_l3_1_l3_1_clkctrl = 0x4a008720,
  565. .cm_l3_2_clkstctrl = 0x4a008800,
  566. .cm_l3_2_dynamicdep = 0x4a008808,
  567. .cm_l3_2_l3_2_clkctrl = 0x4a008820,
  568. .cm_l3_gpmc_clkctrl = 0x4a008828,
  569. .cm_l3_2_ocmc_ram_clkctrl = 0x4a008830,
  570. .cm_mpu_m3_clkstctrl = 0x4a008900,
  571. .cm_mpu_m3_staticdep = 0x4a008904,
  572. .cm_mpu_m3_dynamicdep = 0x4a008908,
  573. .cm_mpu_m3_mpu_m3_clkctrl = 0x4a008920,
  574. .cm_sdma_clkstctrl = 0x4a008a00,
  575. .cm_sdma_staticdep = 0x4a008a04,
  576. .cm_sdma_dynamicdep = 0x4a008a08,
  577. .cm_sdma_sdma_clkctrl = 0x4a008a20,
  578. .cm_memif_clkstctrl = 0x4a008b00,
  579. .cm_memif_dmm_clkctrl = 0x4a008b20,
  580. .cm_memif_emif_fw_clkctrl = 0x4a008b28,
  581. .cm_memif_emif_1_clkctrl = 0x4a008b30,
  582. .cm_memif_emif_2_clkctrl = 0x4a008b38,
  583. .cm_memif_dll_clkctrl = 0x4a008b40,
  584. .cm_memif_emif_h1_clkctrl = 0x4a008b50,
  585. .cm_memif_emif_h2_clkctrl = 0x4a008b58,
  586. .cm_memif_dll_h_clkctrl = 0x4a008b60,
  587. .cm_c2c_clkstctrl = 0x4a008c00,
  588. .cm_c2c_staticdep = 0x4a008c04,
  589. .cm_c2c_dynamicdep = 0x4a008c08,
  590. .cm_c2c_sad2d_clkctrl = 0x4a008c20,
  591. .cm_c2c_modem_icr_clkctrl = 0x4a008c28,
  592. .cm_c2c_sad2d_fw_clkctrl = 0x4a008c30,
  593. .cm_l4cfg_clkstctrl = 0x4a008d00,
  594. .cm_l4cfg_dynamicdep = 0x4a008d08,
  595. .cm_l4cfg_l4_cfg_clkctrl = 0x4a008d20,
  596. .cm_l4cfg_hw_sem_clkctrl = 0x4a008d28,
  597. .cm_l4cfg_mailbox_clkctrl = 0x4a008d30,
  598. .cm_l4cfg_sar_rom_clkctrl = 0x4a008d38,
  599. .cm_l3instr_clkstctrl = 0x4a008e00,
  600. .cm_l3instr_l3_3_clkctrl = 0x4a008e20,
  601. .cm_l3instr_l3_instr_clkctrl = 0x4a008e28,
  602. .cm_l3instr_intrconn_wp1_clkctrl = 0x4a008e40,
  603. .cm_l4per_clkstctrl = 0x4a009000,
  604. .cm_l4per_dynamicdep = 0x4a009008,
  605. .cm_l4per_adc_clkctrl = 0x4a009020,
  606. .cm_l4per_gptimer10_clkctrl = 0x4a009028,
  607. .cm_l4per_gptimer11_clkctrl = 0x4a009030,
  608. .cm_l4per_gptimer2_clkctrl = 0x4a009038,
  609. .cm_l4per_gptimer3_clkctrl = 0x4a009040,
  610. .cm_l4per_gptimer4_clkctrl = 0x4a009048,
  611. .cm_l4per_gptimer9_clkctrl = 0x4a009050,
  612. .cm_l4per_elm_clkctrl = 0x4a009058,
  613. .cm_l4per_gpio2_clkctrl = 0x4a009060,
  614. .cm_l4per_gpio3_clkctrl = 0x4a009068,
  615. .cm_l4per_gpio4_clkctrl = 0x4a009070,
  616. .cm_l4per_gpio5_clkctrl = 0x4a009078,
  617. .cm_l4per_gpio6_clkctrl = 0x4a009080,
  618. .cm_l4per_hdq1w_clkctrl = 0x4a009088,
  619. .cm_l4per_hecc1_clkctrl = 0x4a009090,
  620. .cm_l4per_hecc2_clkctrl = 0x4a009098,
  621. .cm_l4per_i2c1_clkctrl = 0x4a0090a0,
  622. .cm_l4per_i2c2_clkctrl = 0x4a0090a8,
  623. .cm_l4per_i2c3_clkctrl = 0x4a0090b0,
  624. .cm_l4per_i2c4_clkctrl = 0x4a0090b8,
  625. .cm_l4per_l4per_clkctrl = 0x4a0090c0,
  626. .cm_l4per_mcasp2_clkctrl = 0x4a0090d0,
  627. .cm_l4per_mcasp3_clkctrl = 0x4a0090d8,
  628. .cm_l4per_mgate_clkctrl = 0x4a0090e8,
  629. .cm_l4per_mcspi1_clkctrl = 0x4a0090f0,
  630. .cm_l4per_mcspi2_clkctrl = 0x4a0090f8,
  631. .cm_l4per_mcspi3_clkctrl = 0x4a009100,
  632. .cm_l4per_mcspi4_clkctrl = 0x4a009108,
  633. .cm_l4per_gpio7_clkctrl = 0x4a009110,
  634. .cm_l4per_gpio8_clkctrl = 0x4a009118,
  635. .cm_l4per_mmcsd3_clkctrl = 0x4a009120,
  636. .cm_l4per_mmcsd4_clkctrl = 0x4a009128,
  637. .cm_l4per_msprohg_clkctrl = 0x4a009130,
  638. .cm_l4per_slimbus2_clkctrl = 0x4a009138,
  639. .cm_l4per_uart1_clkctrl = 0x4a009140,
  640. .cm_l4per_uart2_clkctrl = 0x4a009148,
  641. .cm_l4per_uart3_clkctrl = 0x4a009150,
  642. .cm_l4per_uart4_clkctrl = 0x4a009158,
  643. .cm_l4per_mmcsd5_clkctrl = 0x4a009160,
  644. .cm_l4per_i2c5_clkctrl = 0x4a009168,
  645. .cm_l4per_uart5_clkctrl = 0x4a009170,
  646. .cm_l4per_uart6_clkctrl = 0x4a009178,
  647. .cm_l4sec_clkstctrl = 0x4a009180,
  648. .cm_l4sec_staticdep = 0x4a009184,
  649. .cm_l4sec_dynamicdep = 0x4a009188,
  650. .cm_l4sec_aes1_clkctrl = 0x4a0091a0,
  651. .cm_l4sec_aes2_clkctrl = 0x4a0091a8,
  652. .cm_l4sec_des3des_clkctrl = 0x4a0091b0,
  653. .cm_l4sec_pkaeip29_clkctrl = 0x4a0091b8,
  654. .cm_l4sec_rng_clkctrl = 0x4a0091c0,
  655. .cm_l4sec_sha2md51_clkctrl = 0x4a0091c8,
  656. .cm_l4sec_cryptodma_clkctrl = 0x4a0091d8,
  657. /* cm2.ivahd */
  658. .cm_ivahd_clkstctrl = 0x4a009200,
  659. .cm_ivahd_ivahd_clkctrl = 0x4a009220,
  660. .cm_ivahd_sl2_clkctrl = 0x4a009228,
  661. /* cm2.cam */
  662. .cm_cam_clkstctrl = 0x4a009300,
  663. .cm_cam_iss_clkctrl = 0x4a009320,
  664. .cm_cam_fdif_clkctrl = 0x4a009328,
  665. /* cm2.dss */
  666. .cm_dss_clkstctrl = 0x4a009400,
  667. .cm_dss_dss_clkctrl = 0x4a009420,
  668. /* cm2.sgx */
  669. .cm_sgx_clkstctrl = 0x4a009500,
  670. .cm_sgx_sgx_clkctrl = 0x4a009520,
  671. /* cm2.l3init */
  672. .cm_l3init_clkstctrl = 0x4a009600,
  673. /* cm2.l3init */
  674. .cm_l3init_hsmmc1_clkctrl = 0x4a009628,
  675. .cm_l3init_hsmmc2_clkctrl = 0x4a009630,
  676. .cm_l3init_hsi_clkctrl = 0x4a009638,
  677. .cm_l3init_hsusbhost_clkctrl = 0x4a009658,
  678. .cm_l3init_hsusbotg_clkctrl = 0x4a009660,
  679. .cm_l3init_hsusbtll_clkctrl = 0x4a009668,
  680. .cm_l3init_p1500_clkctrl = 0x4a009678,
  681. .cm_l3init_fsusb_clkctrl = 0x4a0096d0,
  682. .cm_l3init_ocp2scp1_clkctrl = 0x4a0096e0,
  683. /* l4 wkup regs */
  684. .cm_abe_pll_ref_clksel = 0x4ae0610c,
  685. .cm_sys_clksel = 0x4ae06110,
  686. .cm_wkup_clkstctrl = 0x4ae07900,
  687. .cm_wkup_l4wkup_clkctrl = 0x4ae07920,
  688. .cm_wkup_wdtimer1_clkctrl = 0x4ae07928,
  689. .cm_wkup_wdtimer2_clkctrl = 0x4ae07930,
  690. .cm_wkup_gpio1_clkctrl = 0x4ae07938,
  691. .cm_wkup_gptimer1_clkctrl = 0x4ae07940,
  692. .cm_wkup_gptimer12_clkctrl = 0x4ae07948,
  693. .cm_wkup_synctimer_clkctrl = 0x4ae07950,
  694. .cm_wkup_usim_clkctrl = 0x4ae07958,
  695. .cm_wkup_sarram_clkctrl = 0x4ae07960,
  696. .cm_wkup_keyboard_clkctrl = 0x4ae07978,
  697. .cm_wkup_rtc_clkctrl = 0x4ae07980,
  698. .cm_wkup_bandgap_clkctrl = 0x4ae07988,
  699. .cm_wkupaon_scrm_clkctrl = 0x4ae07990,
  700. .cm_wkupaon_io_srcomp_clkctrl = 0x4ae07998,
  701. .prm_rstctrl = 0x4ae07c00,
  702. .prm_rstst = 0x4ae07c04,
  703. .prm_vc_val_bypass = 0x4ae07ca0,
  704. .prm_vc_cfg_i2c_mode = 0x4ae07cb4,
  705. .prm_vc_cfg_i2c_clk = 0x4ae07cb8,
  706. .prm_sldo_core_setup = 0x4ae07cc4,
  707. .prm_sldo_core_ctrl = 0x4ae07cc8,
  708. .prm_sldo_mpu_setup = 0x4ae07ccc,
  709. .prm_sldo_mpu_ctrl = 0x4ae07cd0,
  710. .prm_sldo_mm_setup = 0x4ae07cd4,
  711. .prm_sldo_mm_ctrl = 0x4ae07cd8,
  712. };
  713. struct prcm_regs const dra7xx_prcm = {
  714. /* cm1.ckgen */
  715. .cm_clksel_core = 0x4a005100,
  716. .cm_clksel_abe = 0x4a005108,
  717. .cm_dll_ctrl = 0x4a005110,
  718. .cm_clkmode_dpll_core = 0x4a005120,
  719. .cm_idlest_dpll_core = 0x4a005124,
  720. .cm_autoidle_dpll_core = 0x4a005128,
  721. .cm_clksel_dpll_core = 0x4a00512c,
  722. .cm_div_m2_dpll_core = 0x4a005130,
  723. .cm_div_m3_dpll_core = 0x4a005134,
  724. .cm_div_h11_dpll_core = 0x4a005138,
  725. .cm_div_h12_dpll_core = 0x4a00513c,
  726. .cm_div_h13_dpll_core = 0x4a005140,
  727. .cm_div_h14_dpll_core = 0x4a005144,
  728. .cm_ssc_deltamstep_dpll_core = 0x4a005148,
  729. .cm_ssc_modfreqdiv_dpll_core = 0x4a00514c,
  730. .cm_div_h21_dpll_core = 0x4a005150,
  731. .cm_div_h22_dpllcore = 0x4a005154,
  732. .cm_div_h23_dpll_core = 0x4a005158,
  733. .cm_div_h24_dpll_core = 0x4a00515c,
  734. .cm_clkmode_dpll_mpu = 0x4a005160,
  735. .cm_idlest_dpll_mpu = 0x4a005164,
  736. .cm_autoidle_dpll_mpu = 0x4a005168,
  737. .cm_clksel_dpll_mpu = 0x4a00516c,
  738. .cm_div_m2_dpll_mpu = 0x4a005170,
  739. .cm_ssc_deltamstep_dpll_mpu = 0x4a005188,
  740. .cm_ssc_modfreqdiv_dpll_mpu = 0x4a00518c,
  741. .cm_bypclk_dpll_mpu = 0x4a00519c,
  742. .cm_clkmode_dpll_iva = 0x4a0051a0,
  743. .cm_idlest_dpll_iva = 0x4a0051a4,
  744. .cm_autoidle_dpll_iva = 0x4a0051a8,
  745. .cm_clksel_dpll_iva = 0x4a0051ac,
  746. .cm_ssc_deltamstep_dpll_iva = 0x4a0051c8,
  747. .cm_ssc_modfreqdiv_dpll_iva = 0x4a0051cc,
  748. .cm_bypclk_dpll_iva = 0x4a0051dc,
  749. .cm_clkmode_dpll_abe = 0x4a0051e0,
  750. .cm_idlest_dpll_abe = 0x4a0051e4,
  751. .cm_autoidle_dpll_abe = 0x4a0051e8,
  752. .cm_clksel_dpll_abe = 0x4a0051ec,
  753. .cm_div_m2_dpll_abe = 0x4a0051f0,
  754. .cm_div_m3_dpll_abe = 0x4a0051f4,
  755. .cm_ssc_deltamstep_dpll_abe = 0x4a005208,
  756. .cm_ssc_modfreqdiv_dpll_abe = 0x4a00520c,
  757. .cm_clkmode_dpll_ddrphy = 0x4a005210,
  758. .cm_idlest_dpll_ddrphy = 0x4a005214,
  759. .cm_autoidle_dpll_ddrphy = 0x4a005218,
  760. .cm_clksel_dpll_ddrphy = 0x4a00521c,
  761. .cm_div_m2_dpll_ddrphy = 0x4a005220,
  762. .cm_div_h11_dpll_ddrphy = 0x4a005228,
  763. .cm_ssc_deltamstep_dpll_ddrphy = 0x4a00522c,
  764. .cm_clkmode_dpll_dsp = 0x4a005234,
  765. .cm_shadow_freq_config1 = 0x4a005260,
  766. /* cm1.mpu */
  767. .cm_mpu_mpu_clkctrl = 0x4a005320,
  768. /* cm1.dsp */
  769. .cm_dsp_clkstctrl = 0x4a005400,
  770. .cm_dsp_dsp_clkctrl = 0x4a005420,
  771. /* cm2.ckgen */
  772. .cm_clksel_usb_60mhz = 0x4a008104,
  773. .cm_clkmode_dpll_per = 0x4a008140,
  774. .cm_idlest_dpll_per = 0x4a008144,
  775. .cm_autoidle_dpll_per = 0x4a008148,
  776. .cm_clksel_dpll_per = 0x4a00814c,
  777. .cm_div_m2_dpll_per = 0x4a008150,
  778. .cm_div_m3_dpll_per = 0x4a008154,
  779. .cm_div_h11_dpll_per = 0x4a008158,
  780. .cm_div_h12_dpll_per = 0x4a00815c,
  781. .cm_div_h13_dpll_per = 0x4a008160,
  782. .cm_div_h14_dpll_per = 0x4a008164,
  783. .cm_ssc_deltamstep_dpll_per = 0x4a008168,
  784. .cm_ssc_modfreqdiv_dpll_per = 0x4a00816c,
  785. .cm_clkmode_dpll_usb = 0x4a008180,
  786. .cm_idlest_dpll_usb = 0x4a008184,
  787. .cm_autoidle_dpll_usb = 0x4a008188,
  788. .cm_clksel_dpll_usb = 0x4a00818c,
  789. .cm_div_m2_dpll_usb = 0x4a008190,
  790. .cm_ssc_deltamstep_dpll_usb = 0x4a0081a8,
  791. .cm_ssc_modfreqdiv_dpll_usb = 0x4a0081ac,
  792. .cm_clkdcoldo_dpll_usb = 0x4a0081b4,
  793. .cm_clkmode_dpll_pcie_ref = 0x4a008200,
  794. .cm_clkmode_apll_pcie = 0x4a00821c,
  795. .cm_idlest_apll_pcie = 0x4a008220,
  796. .cm_div_m2_apll_pcie = 0x4a008224,
  797. .cm_clkvcoldo_apll_pcie = 0x4a008228,
  798. /* cm2.core */
  799. .cm_l3_1_clkstctrl = 0x4a008700,
  800. .cm_l3_1_dynamicdep = 0x4a008708,
  801. .cm_l3_1_l3_1_clkctrl = 0x4a008720,
  802. .cm_l3_gpmc_clkctrl = 0x4a008728,
  803. .cm_mpu_m3_clkstctrl = 0x4a008900,
  804. .cm_mpu_m3_staticdep = 0x4a008904,
  805. .cm_mpu_m3_dynamicdep = 0x4a008908,
  806. .cm_mpu_m3_mpu_m3_clkctrl = 0x4a008920,
  807. .cm_sdma_clkstctrl = 0x4a008a00,
  808. .cm_sdma_staticdep = 0x4a008a04,
  809. .cm_sdma_dynamicdep = 0x4a008a08,
  810. .cm_sdma_sdma_clkctrl = 0x4a008a20,
  811. .cm_memif_clkstctrl = 0x4a008b00,
  812. .cm_memif_dmm_clkctrl = 0x4a008b20,
  813. .cm_memif_emif_fw_clkctrl = 0x4a008b28,
  814. .cm_memif_emif_1_clkctrl = 0x4a008b30,
  815. .cm_memif_emif_2_clkctrl = 0x4a008b38,
  816. .cm_memif_dll_clkctrl = 0x4a008b40,
  817. .cm_l4cfg_clkstctrl = 0x4a008d00,
  818. .cm_l4cfg_dynamicdep = 0x4a008d08,
  819. .cm_l4cfg_l4_cfg_clkctrl = 0x4a008d20,
  820. .cm_l4cfg_hw_sem_clkctrl = 0x4a008d28,
  821. .cm_l4cfg_mailbox_clkctrl = 0x4a008d30,
  822. .cm_l4cfg_sar_rom_clkctrl = 0x4a008d38,
  823. .cm_l3instr_clkstctrl = 0x4a008e00,
  824. .cm_l3instr_l3_3_clkctrl = 0x4a008e20,
  825. .cm_l3instr_l3_instr_clkctrl = 0x4a008e28,
  826. .cm_l3instr_intrconn_wp1_clkctrl = 0x4a008e40,
  827. /* cm2.ivahd */
  828. .cm_ivahd_clkstctrl = 0x4a008f00,
  829. .cm_ivahd_ivahd_clkctrl = 0x4a008f20,
  830. .cm_ivahd_sl2_clkctrl = 0x4a008f28,
  831. /* cm2.cam */
  832. .cm_cam_clkstctrl = 0x4a009000,
  833. .cm_cam_vip1_clkctrl = 0x4a009020,
  834. .cm_cam_vip2_clkctrl = 0x4a009028,
  835. .cm_cam_vip3_clkctrl = 0x4a009030,
  836. .cm_cam_lvdsrx_clkctrl = 0x4a009038,
  837. .cm_cam_csi1_clkctrl = 0x4a009040,
  838. .cm_cam_csi2_clkctrl = 0x4a009048,
  839. /* cm2.dss */
  840. .cm_dss_clkstctrl = 0x4a009100,
  841. .cm_dss_dss_clkctrl = 0x4a009120,
  842. /* cm2.sgx */
  843. .cm_sgx_clkstctrl = 0x4a009200,
  844. .cm_sgx_sgx_clkctrl = 0x4a009220,
  845. /* cm2.l3init */
  846. .cm_l3init_clkstctrl = 0x4a009300,
  847. /* cm2.l3init */
  848. .cm_l3init_hsmmc1_clkctrl = 0x4a009328,
  849. .cm_l3init_hsmmc2_clkctrl = 0x4a009330,
  850. .cm_l3init_hsusbhost_clkctrl = 0x4a009340,
  851. .cm_l3init_hsusbotg_clkctrl = 0x4a009348,
  852. .cm_l3init_hsusbtll_clkctrl = 0x4a009350,
  853. .cm_l3init_ocp2scp1_clkctrl = 0x4a0093e0,
  854. /* cm2.l4per */
  855. .cm_l4per_clkstctrl = 0x4a009700,
  856. .cm_l4per_dynamicdep = 0x4a009708,
  857. .cm_l4per_gptimer10_clkctrl = 0x4a009728,
  858. .cm_l4per_gptimer11_clkctrl = 0x4a009730,
  859. .cm_l4per_gptimer2_clkctrl = 0x4a009738,
  860. .cm_l4per_gptimer3_clkctrl = 0x4a009740,
  861. .cm_l4per_gptimer4_clkctrl = 0x4a009748,
  862. .cm_l4per_gptimer9_clkctrl = 0x4a009750,
  863. .cm_l4per_elm_clkctrl = 0x4a009758,
  864. .cm_l4per_gpio2_clkctrl = 0x4a009760,
  865. .cm_l4per_gpio3_clkctrl = 0x4a009768,
  866. .cm_l4per_gpio4_clkctrl = 0x4a009770,
  867. .cm_l4per_gpio5_clkctrl = 0x4a009778,
  868. .cm_l4per_gpio6_clkctrl = 0x4a009780,
  869. .cm_l4per_hdq1w_clkctrl = 0x4a009788,
  870. .cm_l4per_i2c1_clkctrl = 0x4a0097a0,
  871. .cm_l4per_i2c2_clkctrl = 0x4a0097a8,
  872. .cm_l4per_i2c3_clkctrl = 0x4a0097b0,
  873. .cm_l4per_i2c4_clkctrl = 0x4a0097b8,
  874. .cm_l4per_l4per_clkctrl = 0x4a0097c0,
  875. .cm_l4per_mcspi1_clkctrl = 0x4a0097f0,
  876. .cm_l4per_mcspi2_clkctrl = 0x4a0097f8,
  877. .cm_l4per_mcspi3_clkctrl = 0x4a009800,
  878. .cm_l4per_mcspi4_clkctrl = 0x4a009808,
  879. .cm_l4per_gpio7_clkctrl = 0x4a009810,
  880. .cm_l4per_gpio8_clkctrl = 0x4a009818,
  881. .cm_l4per_mmcsd3_clkctrl = 0x4a009820,
  882. .cm_l4per_mmcsd4_clkctrl = 0x4a009828,
  883. .cm_l4per_uart1_clkctrl = 0x4a009840,
  884. .cm_l4per_uart2_clkctrl = 0x4a009848,
  885. .cm_l4per_uart3_clkctrl = 0x4a009850,
  886. .cm_l4per_uart4_clkctrl = 0x4a009858,
  887. .cm_l4per_uart5_clkctrl = 0x4a009870,
  888. .cm_l4sec_clkstctrl = 0x4a009880,
  889. .cm_l4sec_staticdep = 0x4a009884,
  890. .cm_l4sec_dynamicdep = 0x4a009888,
  891. .cm_l4sec_aes1_clkctrl = 0x4a0098a0,
  892. .cm_l4sec_aes2_clkctrl = 0x4a0098a8,
  893. .cm_l4sec_des3des_clkctrl = 0x4a0098b0,
  894. .cm_l4sec_rng_clkctrl = 0x4a0098c0,
  895. .cm_l4sec_sha2md51_clkctrl = 0x4a0098c8,
  896. .cm_l4sec_cryptodma_clkctrl = 0x4a0098d8,
  897. /* l4 wkup regs */
  898. .cm_abe_pll_ref_clksel = 0x4ae0610c,
  899. .cm_sys_clksel = 0x4ae06110,
  900. .cm_wkup_clkstctrl = 0x4ae07800,
  901. .cm_wkup_l4wkup_clkctrl = 0x4ae07820,
  902. .cm_wkup_wdtimer1_clkctrl = 0x4ae07828,
  903. .cm_wkup_wdtimer2_clkctrl = 0x4ae07830,
  904. .cm_wkup_gpio1_clkctrl = 0x4ae07838,
  905. .cm_wkup_gptimer1_clkctrl = 0x4ae07840,
  906. .cm_wkup_gptimer12_clkctrl = 0x4ae07848,
  907. .cm_wkup_sarram_clkctrl = 0x4ae07860,
  908. .cm_wkup_keyboard_clkctrl = 0x4ae07878,
  909. .cm_wkupaon_scrm_clkctrl = 0x4ae07890,
  910. .prm_rstctrl = 0x4ae07d00,
  911. .prm_rstst = 0x4ae07d04,
  912. .prm_vc_val_bypass = 0x4ae07da0,
  913. .prm_vc_cfg_i2c_mode = 0x4ae07db4,
  914. .prm_vc_cfg_i2c_clk = 0x4ae07db8,
  915. };