qoriq-fman-0.dtsi 1.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879
  1. // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
  2. /*
  3. * QorIQ FMan device tree stub [ controller @ offset 0x400000 ]
  4. *
  5. * Copyright 2011 - 2015 Freescale Semiconductor Inc.
  6. * Copyright 2020 NXP
  7. *
  8. */
  9. fman0: fman@400000 {
  10. #address-cells = <1>;
  11. #size-cells = <1>;
  12. cell-index = <0>;
  13. compatible = "fsl,fman";
  14. ranges = <0 0x400000 0xfe000>;
  15. reg = <0x400000 0xfe000>;
  16. interrupts = <96 2 0 0>, <16 2 1 1>;
  17. clocks = <&clockgen 3 0>;
  18. clock-names = "fmanclk";
  19. fsl,qman-channel-range = <0x40 0xc>;
  20. ptimer-handle = <&ptp_timer0>;
  21. muram@0 {
  22. compatible = "fsl,fman-muram";
  23. reg = <0x0 0x28000>;
  24. };
  25. fman0_oh_0x1: port@81000 {
  26. cell-index = <0x1>;
  27. compatible = "fsl,fman-v2-port-oh";
  28. reg = <0x81000 0x1000>;
  29. };
  30. fman0_oh_0x2: port@82000 {
  31. cell-index = <0x2>;
  32. compatible = "fsl,fman-v2-port-oh";
  33. reg = <0x82000 0x1000>;
  34. };
  35. fman0_oh_0x3: port@83000 {
  36. cell-index = <0x3>;
  37. compatible = "fsl,fman-v2-port-oh";
  38. reg = <0x83000 0x1000>;
  39. };
  40. fman0_oh_0x4: port@84000 {
  41. cell-index = <0x4>;
  42. compatible = "fsl,fman-v2-port-oh";
  43. reg = <0x84000 0x1000>;
  44. };
  45. fman0_oh_0x5: port@85000 {
  46. cell-index = <0x5>;
  47. compatible = "fsl,fman-v2-port-oh";
  48. reg = <0x85000 0x1000>;
  49. status = "disabled";
  50. };
  51. fman0_oh_0x6: port@86000 {
  52. cell-index = <0x6>;
  53. compatible = "fsl,fman-v2-port-oh";
  54. reg = <0x86000 0x1000>;
  55. status = "disabled";
  56. };
  57. fman0_oh_0x7: port@87000 {
  58. cell-index = <0x7>;
  59. compatible = "fsl,fman-v2-port-oh";
  60. reg = <0x87000 0x1000>;
  61. status = "disabled";
  62. };
  63. };
  64. ptp_timer0: ptp-timer@4fe000 {
  65. compatible = "fsl,fman-ptp-timer";
  66. reg = <0x4fe000 0x1000>;
  67. interrupts = <96 2 0 0>;
  68. clocks = <&clockgen 3 0>;
  69. };