|
@@ -148,8 +148,8 @@
|
|
|
#define CONFIG_SYS_L2_SIZE (256 << 10)
|
|
|
#endif
|
|
|
|
|
|
-#if defined(CONFIG_P2020RDB)
|
|
|
-#define CONFIG_BOARDNAME "P2020RDB-PCA"
|
|
|
+#if defined(CONFIG_TARGET_P2020RDB)
|
|
|
+#define CONFIG_BOARDNAME "P2020RDB-PC"
|
|
|
#define CONFIG_NAND_FSL_ELBC
|
|
|
#define CONFIG_P2020
|
|
|
#define CONFIG_VSC7385_ENET
|
|
@@ -292,7 +292,7 @@
|
|
|
#define CONFIG_LIBATA
|
|
|
#define CONFIG_LBA48
|
|
|
|
|
|
-#if defined(CONFIG_P2020RDB)
|
|
|
+#if defined(CONFIG_TARGET_P2020RDB)
|
|
|
#define CONFIG_SYS_CLK_FREQ 100000000
|
|
|
#else
|
|
|
#define CONFIG_SYS_CLK_FREQ 66666666
|
|
@@ -351,7 +351,7 @@
|
|
|
#define CONFIG_DIMM_SLOTS_PER_CTLR 1
|
|
|
|
|
|
/* Default settings for DDR3 */
|
|
|
-#ifndef CONFIG_P2020RDB
|
|
|
+#ifndef CONFIG_TARGET_P2020RDB
|
|
|
#define CONFIG_SYS_DDR_CS0_BNDS 0x0000003f
|
|
|
#define CONFIG_SYS_DDR_CS0_CONFIG 0x80014302
|
|
|
#define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000
|
|
@@ -584,7 +584,7 @@
|
|
|
#define CONFIG_SPL_RELOC_STACK (CONFIG_SYS_INIT_L2_ADDR + 116 * 1024)
|
|
|
#define CONFIG_SPL_RELOC_STACK_SIZE (32 << 10)
|
|
|
#define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SYS_INIT_L2_ADDR + 148 * 1024)
|
|
|
-#if defined(CONFIG_P2020RDB)
|
|
|
+#if defined(CONFIG_TARGET_P2020RDB)
|
|
|
#define CONFIG_SPL_RELOC_MALLOC_SIZE (364 << 10)
|
|
|
#else
|
|
|
#define CONFIG_SPL_RELOC_MALLOC_SIZE (108 << 10)
|