|
@@ -7,6 +7,25 @@
|
|
|
#ifndef __LS1043A_COMMON_H
|
|
|
#define __LS1043A_COMMON_H
|
|
|
|
|
|
+/* SPL build */
|
|
|
+#ifdef CONFIG_SPL_BUILD
|
|
|
+#define SPL_NO_FMAN
|
|
|
+#define SPL_NO_DSPI
|
|
|
+#define SPL_NO_PCIE
|
|
|
+#define SPL_NO_ENV
|
|
|
+#define SPL_NO_MISC
|
|
|
+#define SPL_NO_USB
|
|
|
+#define SPL_NO_SATA
|
|
|
+#define SPL_NO_QE
|
|
|
+#define SPL_NO_EEPROM
|
|
|
+#endif
|
|
|
+#if (defined(CONFIG_SPL_BUILD) && defined(CONFIG_NAND_BOOT))
|
|
|
+#define SPL_NO_MMC
|
|
|
+#endif
|
|
|
+#if (defined(CONFIG_SPL_BUILD) && defined(CONFIG_SD_BOOT))
|
|
|
+#define SPL_NO_IFC
|
|
|
+#endif
|
|
|
+
|
|
|
#define CONFIG_REMAKE_ELF
|
|
|
#define CONFIG_FSL_LAYERSCAPE
|
|
|
#define CONFIG_LS1043A
|
|
@@ -83,6 +102,7 @@
|
|
|
#endif
|
|
|
|
|
|
/* IFC */
|
|
|
+#ifndef SPL_NO_IFC
|
|
|
#if !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
|
|
|
#define CONFIG_FSL_IFC
|
|
|
/*
|
|
@@ -103,6 +123,7 @@
|
|
|
#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
|
|
|
#endif
|
|
|
#endif
|
|
|
+#endif
|
|
|
|
|
|
/* I2C */
|
|
|
#define CONFIG_SYS_I2C
|
|
@@ -113,6 +134,7 @@
|
|
|
#define CONFIG_SYS_I2C_MXC_I2C4
|
|
|
|
|
|
/* PCIe */
|
|
|
+#ifndef SPL_NO_PCIE
|
|
|
#define CONFIG_PCIE1 /* PCIE controller 1 */
|
|
|
#define CONFIG_PCIE2 /* PCIE controller 2 */
|
|
|
#define CONFIG_PCIE3 /* PCIE controller 3 */
|
|
@@ -122,17 +144,23 @@
|
|
|
#define CONFIG_PCI_SCAN_SHOW
|
|
|
#define CONFIG_CMD_PCI
|
|
|
#endif
|
|
|
+#endif
|
|
|
|
|
|
/* Command line configuration */
|
|
|
+#ifndef SPL_NO_ENV
|
|
|
#define CONFIG_CMD_ENV
|
|
|
+#endif
|
|
|
|
|
|
/* MMC */
|
|
|
+#ifndef SPL_NO_MMC
|
|
|
#ifdef CONFIG_MMC
|
|
|
#define CONFIG_FSL_ESDHC
|
|
|
#define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
|
|
|
#endif
|
|
|
+#endif
|
|
|
|
|
|
/* DSPI */
|
|
|
+#ifndef SPL_NO_DSPI
|
|
|
#define CONFIG_FSL_DSPI
|
|
|
#ifdef CONFIG_FSL_DSPI
|
|
|
#define CONFIG_DM_SPI_FLASH
|
|
@@ -144,8 +172,10 @@
|
|
|
#define CONFIG_SF_DEFAULT_CS 0
|
|
|
#endif
|
|
|
#endif
|
|
|
+#endif
|
|
|
|
|
|
/* FMan ucode */
|
|
|
+#ifndef SPL_NO_FMAN
|
|
|
#define CONFIG_SYS_DPAA_FMAN
|
|
|
#ifdef CONFIG_SYS_DPAA_FMAN
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x60000
|
|
@@ -177,6 +207,7 @@
|
|
|
#define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000
|
|
|
#define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
|
|
|
#endif
|
|
|
+#endif
|
|
|
|
|
|
/* Miscellaneous configurable options */
|
|
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000)
|
|
@@ -184,6 +215,7 @@
|
|
|
#define CONFIG_HWCONFIG
|
|
|
#define HWCONFIG_BUFFER_SIZE 128
|
|
|
|
|
|
+#ifndef SPL_NO_MISC
|
|
|
#if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
|
|
|
#define MTDPARTS_DEFAULT "mtdparts=spi0.0:1m(uboot)," \
|
|
|
"5m(kernel),1m(dtb),9m(file_system)"
|
|
@@ -224,6 +256,7 @@
|
|
|
#define CONFIG_BOOTCOMMAND "cp.b $kernel_start $kernel_load " \
|
|
|
"$kernel_size && bootm $kernel_load"
|
|
|
#endif
|
|
|
+#endif
|
|
|
|
|
|
/* Monitor Command Prompt */
|
|
|
#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
|
|
@@ -231,7 +264,11 @@
|
|
|
sizeof(CONFIG_SYS_PROMPT) + 16)
|
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot args buffer */
|
|
|
#define CONFIG_SYS_LONGHELP
|
|
|
+
|
|
|
+#ifndef SPL_NO_MISC
|
|
|
#define CONFIG_CMDLINE_EDITING 1
|
|
|
+#endif
|
|
|
+
|
|
|
#define CONFIG_AUTO_COMPLETE
|
|
|
#define CONFIG_SYS_MAXARGS 64 /* max command args */
|
|
|
|