|
@@ -208,6 +208,11 @@
|
|
|
interrupt-controller;
|
|
|
#interrupt-cells = <3>;
|
|
|
|
|
|
+ i2c0_pins: i2c0 {
|
|
|
+ pins = "PB6", "PB7";
|
|
|
+ function = "i2c0";
|
|
|
+ };
|
|
|
+
|
|
|
uart0_pins_a: uart0@0 {
|
|
|
pins = "PB8", "PB9";
|
|
|
function = "uart0";
|
|
@@ -270,6 +275,30 @@
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
|
+ i2c0: i2c@01c2ac00 {
|
|
|
+ compatible = "allwinner,sun6i-a31-i2c";
|
|
|
+ reg = <0x01c2ac00 0x400>;
|
|
|
+ interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ clocks = <&ccu CLK_BUS_I2C0>;
|
|
|
+ resets = <&ccu RST_BUS_I2C0>;
|
|
|
+ pinctrl-names = "default";
|
|
|
+ pinctrl-0 = <&i2c0_pins>;
|
|
|
+ status = "disabled";
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c1: i2c@01c2b000 {
|
|
|
+ compatible = "allwinner,sun6i-a31-i2c";
|
|
|
+ reg = <0x01c2b000 0x400>;
|
|
|
+ interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ clocks = <&ccu CLK_BUS_I2C1>;
|
|
|
+ resets = <&ccu RST_BUS_I2C1>;
|
|
|
+ status = "disabled";
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ };
|
|
|
+
|
|
|
gic: interrupt-controller@01c81000 {
|
|
|
compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
|
|
|
reg = <0x01c81000 0x1000>,
|