pico_int.h 35 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109
  1. /*
  2. * PicoDrive - Internal Header File
  3. * (c) Copyright Dave, 2004
  4. * (C) notaz, 2006-2010
  5. *
  6. * This work is licensed under the terms of MAME license.
  7. * See COPYING file in the top-level directory.
  8. */
  9. #ifndef PICO_INTERNAL_INCLUDED
  10. #define PICO_INTERNAL_INCLUDED
  11. #include <stdio.h>
  12. #include <string.h>
  13. #include "pico_port.h"
  14. #include "pico.h"
  15. #include "carthw/carthw.h"
  16. //
  17. #define USE_POLL_DETECT
  18. #ifndef PICO_INTERNAL
  19. #define PICO_INTERNAL
  20. #endif
  21. #ifndef PICO_INTERNAL_ASM
  22. #define PICO_INTERNAL_ASM
  23. #endif
  24. // to select core, define EMU_C68K, EMU_M68K or EMU_F68K in your makefile or project
  25. #ifdef __cplusplus
  26. extern "C" {
  27. #endif
  28. typedef unsigned char u8;
  29. typedef signed char s8;
  30. typedef unsigned short u16;
  31. typedef signed short s16;
  32. typedef unsigned int u32;
  33. typedef signed int s32;
  34. typedef uintptr_t uptr; // unsigned pointer-sized int
  35. // ----------------------- 68000 CPU -----------------------
  36. #ifdef EMU_C68K
  37. #include "../cpu/cyclone/Cyclone.h"
  38. extern struct Cyclone PicoCpuCM68k, PicoCpuCS68k;
  39. #define SekCyclesLeft PicoCpuCM68k.cycles // cycles left for this run
  40. #define SekCyclesLeftS68k PicoCpuCS68k.cycles
  41. #define SekPc (PicoCpuCM68k.pc-PicoCpuCM68k.membase)
  42. #define SekPcS68k (PicoCpuCS68k.pc-PicoCpuCS68k.membase)
  43. #define SekDar(x) (x < 8 ? PicoCpuCM68k.d[x] : PicoCpuCM68k.a[x - 8])
  44. #define SekDarS68k(x) (x < 8 ? PicoCpuCS68k.d[x] : PicoCpuCS68k.a[x - 8])
  45. #define SekSr CycloneGetSr(&PicoCpuCM68k)
  46. #define SekSrS68k CycloneGetSr(&PicoCpuCS68k)
  47. #define SekSetStop(x) { PicoCpuCM68k.state_flags&=~1; if (x) { PicoCpuCM68k.state_flags|=1; PicoCpuCM68k.cycles=0; } }
  48. #define SekSetStopS68k(x) { PicoCpuCS68k.state_flags&=~1; if (x) { PicoCpuCS68k.state_flags|=1; PicoCpuCS68k.cycles=0; } }
  49. #define SekIsStoppedM68k() (PicoCpuCM68k.state_flags&1)
  50. #define SekIsStoppedS68k() (PicoCpuCS68k.state_flags&1)
  51. #define SekShouldInterrupt() (PicoCpuCM68k.irq > (PicoCpuCM68k.srh&7))
  52. #define SekNotPolling PicoCpuCM68k.not_pol
  53. #define SekNotPollingS68k PicoCpuCS68k.not_pol
  54. #define SekInterrupt(i) PicoCpuCM68k.irq=i
  55. #define SekIrqLevel PicoCpuCM68k.irq
  56. #endif
  57. #ifdef EMU_F68K
  58. #include "../cpu/fame/fame.h"
  59. extern M68K_CONTEXT PicoCpuFM68k, PicoCpuFS68k;
  60. #define SekCyclesLeft PicoCpuFM68k.io_cycle_counter
  61. #define SekCyclesLeftS68k PicoCpuFS68k.io_cycle_counter
  62. #define SekPc fm68k_get_pc(&PicoCpuFM68k)
  63. #define SekPcS68k fm68k_get_pc(&PicoCpuFS68k)
  64. #define SekDar(x) (x < 8 ? PicoCpuFM68k.dreg[x].D : PicoCpuFM68k.areg[x - 8].D)
  65. #define SekDarS68k(x) (x < 8 ? PicoCpuFS68k.dreg[x].D : PicoCpuFS68k.areg[x - 8].D)
  66. #define SekSr PicoCpuFM68k.sr
  67. #define SekSrS68k PicoCpuFS68k.sr
  68. #define SekSetStop(x) { \
  69. PicoCpuFM68k.execinfo &= ~FM68K_HALTED; \
  70. if (x) { PicoCpuFM68k.execinfo |= FM68K_HALTED; PicoCpuFM68k.io_cycle_counter = 0; } \
  71. }
  72. #define SekSetStopS68k(x) { \
  73. PicoCpuFS68k.execinfo &= ~FM68K_HALTED; \
  74. if (x) { PicoCpuFS68k.execinfo |= FM68K_HALTED; PicoCpuFS68k.io_cycle_counter = 0; } \
  75. }
  76. #define SekIsStoppedM68k() (PicoCpuFM68k.execinfo&FM68K_HALTED)
  77. #define SekIsStoppedS68k() (PicoCpuFS68k.execinfo&FM68K_HALTED)
  78. #define SekShouldInterrupt() fm68k_would_interrupt(&PicoCpuFM68k)
  79. #define SekNotPolling PicoCpuFM68k.not_polling
  80. #define SekNotPollingS68k PicoCpuFS68k.not_polling
  81. #define SekInterrupt(irq) PicoCpuFM68k.interrupts[0]=irq
  82. #define SekIrqLevel PicoCpuFM68k.interrupts[0]
  83. #endif
  84. #ifdef EMU_M68K
  85. #include "../cpu/musashi/m68kcpu.h"
  86. extern m68ki_cpu_core PicoCpuMM68k, PicoCpuMS68k;
  87. #ifndef SekCyclesLeft
  88. #define SekCyclesLeft PicoCpuMM68k.cyc_remaining_cycles
  89. #define SekCyclesLeftS68k PicoCpuMS68k.cyc_remaining_cycles
  90. #define SekPc m68k_get_reg(&PicoCpuMM68k, M68K_REG_PC)
  91. #define SekPcS68k m68k_get_reg(&PicoCpuMS68k, M68K_REG_PC)
  92. #define SekDar(x) PicoCpuMM68k.dar[x]
  93. #define SekDarS68k(x) PicoCpuMS68k.dar[x]
  94. #define SekSr m68k_get_reg(&PicoCpuMM68k, M68K_REG_SR)
  95. #define SekSrS68k m68k_get_reg(&PicoCpuMS68k, M68K_REG_SR)
  96. #define SekSetStop(x) { \
  97. if(x) { SET_CYCLES(0); PicoCpuMM68k.stopped=STOP_LEVEL_STOP; } \
  98. else PicoCpuMM68k.stopped=0; \
  99. }
  100. #define SekSetStopS68k(x) { \
  101. if(x) { SET_CYCLES(0); PicoCpuMS68k.stopped=STOP_LEVEL_STOP; } \
  102. else PicoCpuMS68k.stopped=0; \
  103. }
  104. #define SekIsStoppedM68k() (PicoCpuMM68k.stopped==STOP_LEVEL_STOP)
  105. #define SekIsStoppedS68k() (PicoCpuMS68k.stopped==STOP_LEVEL_STOP)
  106. #define SekShouldInterrupt() (CPU_INT_LEVEL > FLAG_INT_MASK)
  107. #define SekNotPolling PicoCpuMM68k.not_polling
  108. #define SekNotPollingS68k PicoCpuMS68k.not_polling
  109. // avoid m68k_set_irq() for delaying to work
  110. #define SekInterrupt(irq) PicoCpuMM68k.int_level = (irq) << 8
  111. #define SekIrqLevel (PicoCpuMM68k.int_level >> 8)
  112. #endif
  113. #endif // EMU_M68K
  114. // number of cycles done (can be checked anywhere)
  115. #define SekCyclesDone() (Pico.t.m68c_cnt - SekCyclesLeft)
  116. // burn cycles while not in SekRun() and while in
  117. #define SekCyclesBurn(c) Pico.t.m68c_cnt += c
  118. #define SekCyclesBurnRun(c) { \
  119. SekCyclesLeft -= c; \
  120. }
  121. // note: sometimes may extend timeslice to delay an irq
  122. #define SekEndRun(after) { \
  123. Pico.t.m68c_cnt -= SekCyclesLeft - (after); \
  124. SekCyclesLeft = after; \
  125. }
  126. extern unsigned int SekCycleCntS68k;
  127. extern unsigned int SekCycleAimS68k;
  128. #define SekEndRunS68k(after) { \
  129. if (SekCyclesLeftS68k > (after)) { \
  130. SekCycleCntS68k -= SekCyclesLeftS68k - (after); \
  131. SekCyclesLeftS68k = after; \
  132. } \
  133. }
  134. #define SekCyclesDoneS68k() (SekCycleCntS68k - SekCyclesLeftS68k)
  135. // compare cycles, handling overflows
  136. // check if a > b
  137. #define CYCLES_GT(a, b) \
  138. ((int)((a) - (b)) > 0)
  139. // check if a >= b
  140. #define CYCLES_GE(a, b) \
  141. ((int)((a) - (b)) >= 0)
  142. // ----------------------- Z80 CPU -----------------------
  143. #if defined(_USE_DRZ80)
  144. #include "../cpu/DrZ80/drz80.h"
  145. extern struct DrZ80 drZ80;
  146. #define z80_run(cycles) ((cycles) - DrZ80Run(&drZ80, cycles))
  147. #define z80_run_nr(cycles) DrZ80Run(&drZ80, cycles)
  148. #define z80_int() drZ80.Z80_IRQ = 1
  149. #define z80_int_assert(a) drZ80.Z80_IRQ = (a)
  150. #define z80_nmi() drZ80.Z80IF |= 8
  151. #define z80_cyclesLeft drZ80.cycles
  152. #define z80_subCLeft(c) drZ80.cycles -= c
  153. #define z80_pc() (drZ80.Z80PC - drZ80.Z80PC_BASE)
  154. #elif defined(_USE_CZ80)
  155. #include "../cpu/cz80/cz80.h"
  156. #define z80_run(cycles) Cz80_Exec(&CZ80, cycles)
  157. #define z80_run_nr(cycles) Cz80_Exec(&CZ80, cycles)
  158. #define z80_int() Cz80_Set_IRQ(&CZ80, 0, HOLD_LINE)
  159. #define z80_int_assert(a) Cz80_Set_IRQ(&CZ80, 0, (a) ? ASSERT_LINE : CLEAR_LINE)
  160. #define z80_nmi() Cz80_Set_IRQ(&CZ80, IRQ_LINE_NMI, 0)
  161. #define z80_cyclesLeft (CZ80.ICount - CZ80.ExtraCycles)
  162. #define z80_subCLeft(c) CZ80.ICount -= c
  163. #define z80_pc() Cz80_Get_Reg(&CZ80, CZ80_PC)
  164. #else
  165. #define z80_run(cycles) (cycles)
  166. #define z80_run_nr(cycles)
  167. #define z80_int()
  168. #define z80_int_assert(a)
  169. #define z80_nmi()
  170. #endif
  171. #define Z80_STATE_SIZE 0x60
  172. #define z80_resetCycles() \
  173. Pico.t.z80c_cnt = Pico.t.z80c_aim = Pico.t.z80_scanline = 0
  174. #define z80_cyclesDone() \
  175. (Pico.t.z80c_aim - z80_cyclesLeft)
  176. #define cycles_68k_to_z80(x) ((x) * 3823 >> 13)
  177. // ----------------------- SH2 CPU -----------------------
  178. #include "cpu/sh2/sh2.h"
  179. extern SH2 sh2s[2];
  180. #define msh2 sh2s[0]
  181. #define ssh2 sh2s[1]
  182. #ifndef DRC_SH2
  183. # define sh2_end_run(sh2, after_) do { \
  184. if ((sh2)->icount > (after_)) { \
  185. (sh2)->cycles_timeslice -= (sh2)->icount - (after_); \
  186. (sh2)->icount = after_; \
  187. } \
  188. } while (0)
  189. # define sh2_cycles_left(sh2) (sh2)->icount
  190. # define sh2_burn_cycles(sh2, n) (sh2)->icount -= n
  191. # define sh2_pc(sh2) (sh2)->ppc
  192. #else
  193. # define sh2_end_run(sh2, after_) do { \
  194. int left_ = (signed int)(sh2)->sr >> 12; \
  195. if (left_ > (after_)) { \
  196. (sh2)->cycles_timeslice -= left_ - (after_); \
  197. (sh2)->sr &= 0xfff; \
  198. (sh2)->sr |= (after_) << 12; \
  199. } \
  200. } while (0)
  201. # define sh2_cycles_left(sh2) ((signed int)(sh2)->sr >> 12)
  202. # define sh2_burn_cycles(sh2, n) (sh2)->sr -= ((n) << 12)
  203. # define sh2_pc(sh2) (sh2)->pc
  204. #endif
  205. #define sh2_cycles_done(sh2) (unsigned)((int)(sh2)->cycles_timeslice - sh2_cycles_left(sh2))
  206. #define sh2_cycles_done_t(sh2) \
  207. (unsigned)(C_M68K_TO_SH2(sh2, (sh2)->m68krcycles_done) + sh2_cycles_done(sh2))
  208. #define sh2_cycles_done_m68k(sh2) \
  209. (unsigned)((sh2)->m68krcycles_done + C_SH2_TO_M68K(sh2, sh2_cycles_done(sh2)))
  210. #define sh2_reg(c, x) (c) ? ssh2.r[x] : msh2.r[x]
  211. #define sh2_gbr(c) (c) ? ssh2.gbr : msh2.gbr
  212. #define sh2_vbr(c) (c) ? ssh2.vbr : msh2.vbr
  213. #define sh2_sr(c) (((c) ? ssh2.sr : msh2.sr) & 0xfff)
  214. #define sh2_set_gbr(c, v) \
  215. { if (c) ssh2.gbr = v; else msh2.gbr = v; }
  216. #define sh2_set_vbr(c, v) \
  217. { if (c) ssh2.vbr = v; else msh2.vbr = v; }
  218. #define elprintf_sh2(sh2, w, f, ...) \
  219. elprintf(w,"%csh2 "f,(sh2)->is_slave?'s':'m',##__VA_ARGS__)
  220. // ---------------------------------------------------------
  221. // main oscillator clock which controls timing
  222. #define OSC_NTSC 53693100
  223. #define OSC_PAL 53203424
  224. // PicoVideo.debug_p
  225. #define PVD_KILL_A (1 << 0)
  226. #define PVD_KILL_B (1 << 1)
  227. #define PVD_KILL_S_LO (1 << 2)
  228. #define PVD_KILL_S_HI (1 << 3)
  229. #define PVD_KILL_32X (1 << 4)
  230. #define PVD_FORCE_A (1 << 5)
  231. #define PVD_FORCE_B (1 << 6)
  232. #define PVD_FORCE_S (1 << 7)
  233. // PicoVideo.status, not part of real SR
  234. #define SR_PAL (1 << 0)
  235. #define SR_DMA (1 << 1)
  236. #define SR_HB (1 << 2)
  237. #define SR_VB (1 << 3)
  238. #define SR_ODD (1 << 4)
  239. #define SR_C (1 << 5)
  240. #define SR_SOVR (1 << 6)
  241. #define SR_F (1 << 7)
  242. #define SR_FULL (1 << 8)
  243. #define SR_EMPT (1 << 9)
  244. // not part of real SR
  245. #define PVS_ACTIVE (1 << 16)
  246. #define PVS_VB2 (1 << 17) // ignores forced blanking
  247. struct PicoVideo
  248. {
  249. unsigned char reg[0x20];
  250. unsigned int command; // 32-bit Command
  251. unsigned char pending; // 1 if waiting for second half of 32-bit command
  252. unsigned char type; // Command type (v/c/vsram read/write)
  253. unsigned short addr; // Read/Write address
  254. unsigned int status; // Status bits (SR) and extra flags
  255. unsigned char pending_ints; // pending interrupts: ??VH????
  256. signed char lwrite_cnt; // VDP write count during active display line
  257. unsigned short v_counter; // V-counter
  258. unsigned short debug; // raw debug register
  259. unsigned char debug_p; // ... parsed: PVD_*
  260. unsigned char addr_u; // bit16 of .addr
  261. unsigned char hint_cnt;
  262. unsigned char pad[0x0b];
  263. };
  264. struct PicoMisc
  265. {
  266. unsigned char rotate;
  267. unsigned char z80Run;
  268. unsigned char padTHPhase[2]; // 02 phase of gamepad TH switches
  269. unsigned short scanline; // 04 0 to 261||311
  270. char dirtyPal; // 06 Is the palette dirty (1 - change @ this frame, 2 - some time before)
  271. unsigned char hardware; // 07 Hardware value for country
  272. unsigned char pal; // 08 1=PAL 0=NTSC
  273. unsigned char sram_reg; // 09 SRAM reg. See SRR_* below
  274. unsigned short z80_bank68k; // 0a
  275. unsigned short pad0;
  276. unsigned char ncart_in; // 0e !cart_in
  277. unsigned char z80_reset; // 0f z80 reset held
  278. unsigned char padDelay[2]; // 10 gamepad phase time outs, so we count a delay
  279. unsigned short eeprom_addr; // EEPROM address register
  280. unsigned char eeprom_cycle; // EEPROM cycle number
  281. unsigned char eeprom_slave; // EEPROM slave word for X24C02 and better SRAMs
  282. unsigned char eeprom_status;
  283. unsigned char status; // rapid_ym2612, multi_ym_updates
  284. unsigned short dma_xfers; // 18
  285. unsigned char eeprom_wb[2]; // EEPROM latch/write buffer
  286. unsigned int frame_count; // 1c for movies and idle det
  287. };
  288. struct PicoMS
  289. {
  290. unsigned char carthw[0x10];
  291. unsigned char io_ctl;
  292. unsigned char nmi_state;
  293. unsigned char pad[0x4e];
  294. };
  295. // emu state and data for the asm code
  296. struct PicoEState
  297. {
  298. int DrawScanline;
  299. int rendstatus;
  300. void *DrawLineDest; // draw destination
  301. unsigned char *HighCol;
  302. int *HighPreSpr;
  303. struct Pico *Pico;
  304. void *PicoMem_vram;
  305. void *PicoMem_cram;
  306. unsigned int *PicoOpt;
  307. unsigned char *Draw2FB;
  308. unsigned short HighPal[0x100];
  309. unsigned short SonicPal[0x100];
  310. int SonicPalCount;
  311. };
  312. struct PicoMem
  313. {
  314. unsigned char ram[0x10000]; // 0x00000 scratch ram
  315. union { // vram is byteswapped for easier reads when drawing
  316. unsigned short vram[0x8000]; // 0x10000
  317. unsigned char vramb[0x4000]; // VRAM in SMS mode
  318. };
  319. unsigned char zram[0x2000]; // 0x20000 Z80 ram
  320. unsigned char ioports[0x10]; // XXX: fix asm and mv
  321. unsigned short cram[0x40]; // 0x22010
  322. unsigned char pad[0x70]; // 0x22050 DrawStripVSRam reads 0 from here
  323. unsigned short vsram[0x40]; // 0x22100
  324. };
  325. // sram
  326. #define SRR_MAPPED (1 << 0)
  327. #define SRR_READONLY (1 << 1)
  328. #define SRF_ENABLED (1 << 0)
  329. #define SRF_EEPROM (1 << 1)
  330. struct PicoCartSave
  331. {
  332. unsigned char *data; // actual data
  333. unsigned int start; // start address in 68k address space
  334. unsigned int end;
  335. unsigned char flags; // 0c: SRF_*
  336. unsigned char unused2;
  337. unsigned char changed;
  338. unsigned char eeprom_type; // eeprom type: 0: 7bit (24C01), 2: 2 addr words (X24C02+), 3: 3 addr words
  339. unsigned char unused3;
  340. unsigned char eeprom_bit_cl; // bit number for cl
  341. unsigned char eeprom_bit_in; // bit number for in
  342. unsigned char eeprom_bit_out; // bit number for out
  343. unsigned int size;
  344. };
  345. struct PicoTiming
  346. {
  347. // while running, cnt represents target of current timeslice
  348. // while not in SekRun(), it's actual cycles done
  349. // (but always use SekCyclesDone() if you need current position)
  350. // _cnt may change if timeslice is ended prematurely or extended,
  351. // so we use _aim for the actual target
  352. unsigned int m68c_cnt;
  353. unsigned int m68c_aim;
  354. unsigned int m68c_frame_start; // m68k cycles
  355. unsigned int m68c_line_start;
  356. unsigned int z80c_cnt; // z80 cycles done (this frame)
  357. unsigned int z80c_aim;
  358. int z80_scanline;
  359. int timer_a_next_oflow, timer_a_step; // in z80 cycles
  360. int timer_b_next_oflow, timer_b_step;
  361. };
  362. struct PicoSound
  363. {
  364. short len; // number of mono samples
  365. short len_use; // adjusted
  366. int len_e_add; // for non-int samples/frame
  367. int len_e_cnt;
  368. short dac_line;
  369. short psg_line;
  370. };
  371. // run tools/mkoffsets pico/pico_int_offs.h if you change these
  372. // careful with savestate compat
  373. struct Pico
  374. {
  375. struct PicoVideo video;
  376. struct PicoMisc m;
  377. struct PicoTiming t;
  378. struct PicoCartSave sv;
  379. struct PicoSound snd;
  380. struct PicoEState est;
  381. struct PicoMS ms;
  382. unsigned char *rom;
  383. unsigned int romsize;
  384. };
  385. // MCD
  386. #define PCM_MIXBUF_LEN ((12500000 / 384) / 50 + 1)
  387. struct mcd_pcm
  388. {
  389. unsigned char control; // reg7
  390. unsigned char enabled; // reg8
  391. unsigned char cur_ch;
  392. unsigned char bank;
  393. unsigned int update_cycles;
  394. struct pcm_chan // 08, size 0x10
  395. {
  396. unsigned char regs[8];
  397. unsigned int addr; // .08: played sample address
  398. int pad;
  399. } ch[8];
  400. };
  401. #define PCD_ST_S68K_RST 1
  402. struct mcd_misc
  403. {
  404. unsigned short hint_vector;
  405. unsigned char busreq; // not s68k_regs[1]
  406. unsigned char s68k_pend_ints;
  407. unsigned int state_flags; // 04
  408. unsigned int stopwatch_base_c;
  409. unsigned short m68k_poll_a;
  410. unsigned short m68k_poll_cnt;
  411. unsigned short s68k_poll_a;
  412. unsigned short s68k_poll_cnt;
  413. unsigned int s68k_poll_clk;
  414. unsigned char bcram_reg; // 18: battery-backed RAM cart register
  415. unsigned char dmna_ret_2m;
  416. unsigned char need_sync;
  417. unsigned char pad3;
  418. int pad4[9];
  419. };
  420. typedef struct
  421. {
  422. unsigned char bios[0x20000]; // 000000: 128K
  423. union { // 020000: 512K
  424. unsigned char prg_ram[0x80000];
  425. unsigned char prg_ram_b[4][0x20000];
  426. };
  427. union { // 0a0000: 256K
  428. struct {
  429. unsigned char word_ram2M[0x40000];
  430. unsigned char unused0[0x20000];
  431. };
  432. struct {
  433. unsigned char unused1[0x20000];
  434. unsigned char word_ram1M[2][0x20000];
  435. };
  436. };
  437. union { // 100000: 64K
  438. unsigned char pcm_ram[0x10000];
  439. unsigned char pcm_ram_b[0x10][0x1000];
  440. };
  441. unsigned char s68k_regs[0x200]; // 110000: GA, not CPU regs
  442. unsigned char bram[0x2000]; // 110200: 8K
  443. struct mcd_misc m; // 112200: misc
  444. struct mcd_pcm pcm; // 112240:
  445. void *cdda_stream;
  446. int cdda_type;
  447. int pcm_mixbuf[PCM_MIXBUF_LEN * 2];
  448. int pcm_mixpos;
  449. char pcm_mixbuf_dirty;
  450. char pcm_regs_dirty;
  451. } mcd_state;
  452. // XXX: this will need to be reworked for cart+cd support.
  453. #define Pico_mcd ((mcd_state *)Pico.rom)
  454. // 32X
  455. #define P32XS_FM (1<<15)
  456. #define P32XS_nCART (1<< 8)
  457. #define P32XS_REN (1<< 7)
  458. #define P32XS_nRES (1<< 1)
  459. #define P32XS_ADEN (1<< 0)
  460. #define P32XS2_ADEN (1<< 9)
  461. #define P32XS_FULL (1<< 7) // DREQ FIFO full
  462. #define P32XS_68S (1<< 2)
  463. #define P32XS_DMA (1<< 1)
  464. #define P32XS_RV (1<< 0)
  465. #define P32XV_nPAL (1<<15) // VDP
  466. #define P32XV_PRI (1<< 7)
  467. #define P32XV_Mx (3<< 0) // display mode mask
  468. #define P32XV_SFT (1<< 0)
  469. #define P32XV_VBLK (1<<15)
  470. #define P32XV_HBLK (1<<14)
  471. #define P32XV_PEN (1<<13)
  472. #define P32XV_nFEN (1<< 1)
  473. #define P32XV_FS (1<< 0)
  474. #define P32XP_RTP (1<<7) // PWM control
  475. #define P32XP_FULL (1<<15) // PWM pulse
  476. #define P32XP_EMPTY (1<<14)
  477. #define P32XF_68KCPOLL (1 << 0)
  478. #define P32XF_68KVPOLL (1 << 1)
  479. #define P32XF_Z80_32X_IO (1 << 7) // z80 does 32x io
  480. #define P32XF_DRC_ROM_C (1 << 8) // cached code from ROM
  481. #define P32XI_VRES (1 << 14/2) // IRL/2
  482. #define P32XI_VINT (1 << 12/2)
  483. #define P32XI_HINT (1 << 10/2)
  484. #define P32XI_CMD (1 << 8/2)
  485. #define P32XI_PWM (1 << 6/2)
  486. // peripheral reg access
  487. #define PREG8(regs,offs) ((unsigned char *)regs)[offs ^ 3]
  488. #define DMAC_FIFO_LEN (4*2)
  489. #define PWM_BUFF_LEN 1024 // in one channel samples
  490. #define SH2_DRCBLK_RAM_SHIFT 1
  491. #define SH2_DRCBLK_DA_SHIFT 1
  492. #define SH2_READ_SHIFT 25
  493. #define SH2_WRITE_SHIFT 25
  494. struct Pico32x
  495. {
  496. unsigned short regs[0x20];
  497. unsigned short vdp_regs[0x10]; // 0x40
  498. unsigned short sh2_regs[3]; // 0x60
  499. unsigned char pending_fb;
  500. unsigned char dirty_pal;
  501. unsigned int emu_flags;
  502. unsigned char sh2irq_mask[2];
  503. unsigned char sh2irqi[2]; // individual
  504. unsigned int sh2irqs; // common irqs
  505. unsigned short dmac_fifo[DMAC_FIFO_LEN];
  506. unsigned int pad[4];
  507. unsigned int dmac0_fifo_ptr;
  508. unsigned short vdp_fbcr_fake;
  509. unsigned short pad2;
  510. unsigned char comm_dirty;
  511. unsigned char pad3; // was comm_dirty_sh2
  512. unsigned char pwm_irq_cnt;
  513. unsigned char pad1;
  514. unsigned short pwm_p[2]; // pwm pos in fifo
  515. unsigned int pwm_cycle_p; // pwm play cursor (32x cycles)
  516. unsigned int reserved[6];
  517. };
  518. struct Pico32xMem
  519. {
  520. unsigned char sdram[0x40000];
  521. #ifdef DRC_SH2
  522. unsigned char drcblk_ram[1 << (18 - SH2_DRCBLK_RAM_SHIFT)];
  523. unsigned char drclit_ram[1 << (18 - SH2_DRCBLK_RAM_SHIFT)];
  524. #endif
  525. unsigned short dram[2][0x20000/2]; // AKA fb
  526. union {
  527. unsigned char m68k_rom[0x100];
  528. unsigned char m68k_rom_bank[0x10000]; // M68K_BANK_SIZE
  529. };
  530. #ifdef DRC_SH2
  531. unsigned char drcblk_da[2][1 << (12 - SH2_DRCBLK_DA_SHIFT)];
  532. unsigned char drclit_da[2][1 << (12 - SH2_DRCBLK_DA_SHIFT)];
  533. #endif
  534. union {
  535. unsigned char b[0x800];
  536. unsigned short w[0x800/2];
  537. } sh2_rom_m;
  538. union {
  539. unsigned char b[0x400];
  540. unsigned short w[0x400/2];
  541. } sh2_rom_s;
  542. unsigned short pal[0x100];
  543. unsigned short pal_native[0x100]; // converted to native (for renderer)
  544. signed short pwm[2*PWM_BUFF_LEN]; // PWM buffer for current frame
  545. unsigned short pwm_fifo[2][4]; // [0] - current raw, others - fifo entries
  546. unsigned pwm_index[2]; // ringbuffer index for pwm_fifo
  547. };
  548. // area.c
  549. extern void (*PicoLoadStateHook)(void);
  550. typedef struct {
  551. int chunk;
  552. int size;
  553. void *ptr;
  554. } carthw_state_chunk;
  555. extern carthw_state_chunk *carthw_chunks;
  556. #define CHUNK_CARTHW 64
  557. // cart.c
  558. extern int PicoCartResize(int newsize);
  559. extern void Byteswap(void *dst, const void *src, int len);
  560. extern void (*PicoCartMemSetup)(void);
  561. extern void (*PicoCartUnloadHook)(void);
  562. // debug.c
  563. int CM_compareRun(int cyc, int is_sub);
  564. // draw.c
  565. void PicoDrawInit(void);
  566. PICO_INTERNAL void PicoFrameStart(void);
  567. void PicoDrawSync(int to, int blank_last_line);
  568. void BackFill(int reg7, int sh, struct PicoEState *est);
  569. void FinalizeLine555(int sh, int line, struct PicoEState *est);
  570. void PicoDrawSetOutBufMD(void *dest, int increment);
  571. extern int (*PicoScanBegin)(unsigned int num);
  572. extern int (*PicoScanEnd)(unsigned int num);
  573. #define MAX_LINE_SPRITES 29
  574. extern unsigned char HighLnSpr[240][3 + MAX_LINE_SPRITES];
  575. extern void *DrawLineDestBase;
  576. extern int DrawLineDestIncrement;
  577. // draw2.c
  578. void PicoDraw2Init(void);
  579. PICO_INTERNAL void PicoFrameFull();
  580. // mode4.c
  581. void PicoFrameStartMode4(void);
  582. void PicoLineMode4(int line);
  583. void PicoDoHighPal555M4(void);
  584. void PicoDrawSetOutputMode4(pdso_t which);
  585. // memory.c
  586. PICO_INTERNAL void PicoMemSetup(void);
  587. unsigned int PicoRead8_io(unsigned int a);
  588. unsigned int PicoRead16_io(unsigned int a);
  589. void PicoWrite8_io(unsigned int a, unsigned int d);
  590. void PicoWrite16_io(unsigned int a, unsigned int d);
  591. // pico/memory.c
  592. PICO_INTERNAL void PicoMemSetupPico(void);
  593. // cd/cdc.c
  594. void cdc_init(void);
  595. void cdc_reset(void);
  596. int cdc_context_save(unsigned char *state);
  597. int cdc_context_load(unsigned char *state);
  598. int cdc_context_load_old(unsigned char *state);
  599. void cdc_dma_update(void);
  600. int cdc_decoder_update(unsigned char header[4]);
  601. void cdc_reg_w(unsigned char data);
  602. unsigned char cdc_reg_r(void);
  603. unsigned short cdc_host_r(void);
  604. // cd/cdd.c
  605. void cdd_reset(void);
  606. int cdd_context_save(unsigned char *state);
  607. int cdd_context_load(unsigned char *state);
  608. int cdd_context_load_old(unsigned char *state);
  609. void cdd_read_data(unsigned char *dst);
  610. void cdd_read_audio(unsigned int samples);
  611. void cdd_update(void);
  612. void cdd_process(void);
  613. // cd/cd_image.c
  614. int load_cd_image(const char *cd_img_name, int *type);
  615. // cd/gfx.c
  616. void gfx_init(void);
  617. void gfx_start(unsigned int base);
  618. void gfx_update(unsigned int cycles);
  619. int gfx_context_save(unsigned char *state);
  620. int gfx_context_load(const unsigned char *state);
  621. // cd/gfx_dma.c
  622. void DmaSlowCell(unsigned int source, unsigned int a, int len, unsigned char inc);
  623. // cd/memory.c
  624. PICO_INTERNAL void PicoMemSetupCD(void);
  625. unsigned int PicoRead8_mcd_io(unsigned int a);
  626. unsigned int PicoRead16_mcd_io(unsigned int a);
  627. void PicoWrite8_mcd_io(unsigned int a, unsigned int d);
  628. void PicoWrite16_mcd_io(unsigned int a, unsigned int d);
  629. void pcd_state_loaded_mem(void);
  630. // pico.c
  631. extern struct Pico Pico;
  632. extern struct PicoMem PicoMem;
  633. extern void (*PicoResetHook)(void);
  634. extern void (*PicoLineHook)(void);
  635. PICO_INTERNAL int CheckDMA(void);
  636. PICO_INTERNAL void PicoDetectRegion(void);
  637. PICO_INTERNAL void PicoSyncZ80(unsigned int m68k_cycles_done);
  638. // cd/mcd.c
  639. #define PCDS_IEN1 (1<<1)
  640. #define PCDS_IEN2 (1<<2)
  641. #define PCDS_IEN3 (1<<3)
  642. #define PCDS_IEN4 (1<<4)
  643. #define PCDS_IEN5 (1<<5)
  644. #define PCDS_IEN6 (1<<6)
  645. PICO_INTERNAL void PicoInitMCD(void);
  646. PICO_INTERNAL void PicoExitMCD(void);
  647. PICO_INTERNAL void PicoPowerMCD(void);
  648. PICO_INTERNAL int PicoResetMCD(void);
  649. PICO_INTERNAL void PicoFrameMCD(void);
  650. enum pcd_event {
  651. PCD_EVENT_CDC,
  652. PCD_EVENT_TIMER3,
  653. PCD_EVENT_GFX,
  654. PCD_EVENT_DMA,
  655. PCD_EVENT_COUNT,
  656. };
  657. extern unsigned int pcd_event_times[PCD_EVENT_COUNT];
  658. void pcd_event_schedule(unsigned int now, enum pcd_event event, int after);
  659. void pcd_event_schedule_s68k(enum pcd_event event, int after);
  660. void pcd_prepare_frame(void);
  661. unsigned int pcd_cycles_m68k_to_s68k(unsigned int c);
  662. int pcd_sync_s68k(unsigned int m68k_target, int m68k_poll_sync);
  663. void pcd_run_cpus(int m68k_cycles);
  664. void pcd_soft_reset(void);
  665. void pcd_state_loaded(void);
  666. // cd/pcm.c
  667. void pcd_pcm_sync(unsigned int to);
  668. void pcd_pcm_update(int *buffer, int length, int stereo);
  669. void pcd_pcm_write(unsigned int a, unsigned int d);
  670. unsigned int pcd_pcm_read(unsigned int a);
  671. // pico/pico.c
  672. PICO_INTERNAL void PicoInitPico(void);
  673. PICO_INTERNAL void PicoReratePico(void);
  674. // pico/xpcm.c
  675. PICO_INTERNAL void PicoPicoPCMUpdate(short *buffer, int length, int stereo);
  676. PICO_INTERNAL void PicoPicoPCMReset(void);
  677. PICO_INTERNAL void PicoPicoPCMRerate(int xpcm_rate);
  678. // sek.c
  679. PICO_INTERNAL void SekInit(void);
  680. PICO_INTERNAL int SekReset(void);
  681. PICO_INTERNAL void SekState(int *data);
  682. PICO_INTERNAL void SekSetRealTAS(int use_real);
  683. PICO_INTERNAL void SekPackCpu(unsigned char *cpu, int is_sub);
  684. PICO_INTERNAL void SekUnpackCpu(const unsigned char *cpu, int is_sub);
  685. void SekStepM68k(void);
  686. void SekInitIdleDet(void);
  687. void SekFinishIdleDet(void);
  688. #if defined(CPU_CMP_R) || defined(CPU_CMP_W)
  689. void SekTrace(int is_s68k);
  690. #else
  691. #define SekTrace(x)
  692. #endif
  693. // cd/sek.c
  694. PICO_INTERNAL void SekInitS68k(void);
  695. PICO_INTERNAL int SekResetS68k(void);
  696. PICO_INTERNAL int SekInterruptS68k(int irq);
  697. void SekInterruptClearS68k(int irq);
  698. // sound/sound.c
  699. extern short cdda_out_buffer[2*1152];
  700. void cdda_start_play(int lba_base, int lba_offset, int lb_len);
  701. void ym2612_sync_timers(int z80_cycles, int mode_old, int mode_new);
  702. void ym2612_pack_state(void);
  703. void ym2612_unpack_state(void);
  704. #define TIMER_NO_OFLOW 0x70000000
  705. // tA = 72 * (1024 - NA) / M
  706. #define TIMER_A_TICK_ZCYCLES 17203
  707. // tB = 1152 * (256 - NA) / M
  708. #define TIMER_B_TICK_ZCYCLES 262800 // 275251 broken, see Dai Makaimura
  709. #define timers_cycle() \
  710. if (Pico.t.timer_a_next_oflow > 0 && Pico.t.timer_a_next_oflow < TIMER_NO_OFLOW) \
  711. Pico.t.timer_a_next_oflow -= Pico.m.pal ? 70938*256 : 59659*256; \
  712. if (Pico.t.timer_b_next_oflow > 0 && Pico.t.timer_b_next_oflow < TIMER_NO_OFLOW) \
  713. Pico.t.timer_b_next_oflow -= Pico.m.pal ? 70938*256 : 59659*256; \
  714. ym2612_sync_timers(0, ym2612.OPN.ST.mode, ym2612.OPN.ST.mode);
  715. #define timers_reset() \
  716. Pico.t.timer_a_next_oflow = Pico.t.timer_b_next_oflow = TIMER_NO_OFLOW; \
  717. Pico.t.timer_a_step = TIMER_A_TICK_ZCYCLES * 1024; \
  718. Pico.t.timer_b_step = TIMER_B_TICK_ZCYCLES * 256;
  719. // videoport.c
  720. PICO_INTERNAL_ASM void PicoVideoWrite(unsigned int a,unsigned short d);
  721. PICO_INTERNAL_ASM unsigned int PicoVideoRead(unsigned int a);
  722. unsigned char PicoVideoRead8DataH(void);
  723. unsigned char PicoVideoRead8DataL(void);
  724. unsigned char PicoVideoRead8CtlH(void);
  725. unsigned char PicoVideoRead8CtlL(void);
  726. unsigned char PicoVideoRead8HV_H(void);
  727. unsigned char PicoVideoRead8HV_L(void);
  728. extern int (*PicoDmaHook)(unsigned int source, int len, unsigned short **base, unsigned int *mask);
  729. // misc.c
  730. PICO_INTERNAL_ASM void memcpy16bswap(unsigned short *dest, void *src, int count);
  731. PICO_INTERNAL_ASM void memset32(void *dest, int c, int count);
  732. // eeprom.c
  733. void EEPROM_write8(unsigned int a, unsigned int d);
  734. void EEPROM_write16(unsigned int d);
  735. unsigned int EEPROM_read(void);
  736. // z80 functionality wrappers
  737. PICO_INTERNAL void z80_init(void);
  738. PICO_INTERNAL void z80_pack(void *data);
  739. PICO_INTERNAL int z80_unpack(const void *data);
  740. PICO_INTERNAL void z80_reset(void);
  741. PICO_INTERNAL void z80_exit(void);
  742. // cd/misc.c
  743. PICO_INTERNAL_ASM void wram_2M_to_1M(unsigned char *m);
  744. PICO_INTERNAL_ASM void wram_1M_to_2M(unsigned char *m);
  745. // sound/sound.c
  746. PICO_INTERNAL void PsndReset(void);
  747. PICO_INTERNAL void PsndStartFrame(void);
  748. PICO_INTERNAL void PsndDoDAC(int line_to);
  749. PICO_INTERNAL void PsndDoPSG(int line_to);
  750. PICO_INTERNAL void PsndClear(void);
  751. PICO_INTERNAL void PsndGetSamples(int y);
  752. PICO_INTERNAL void PsndGetSamplesMS(void);
  753. // sms.c
  754. #ifndef NO_SMS
  755. void PicoPowerMS(void);
  756. void PicoResetMS(void);
  757. void PicoMemSetupMS(void);
  758. void PicoStateLoadedMS(void);
  759. void PicoFrameMS(void);
  760. void PicoFrameDrawOnlyMS(void);
  761. #else
  762. #define PicoPowerMS()
  763. #define PicoResetMS()
  764. #define PicoMemSetupMS()
  765. #define PicoStateLoadedMS()
  766. #define PicoFrameMS()
  767. #define PicoFrameDrawOnlyMS()
  768. #endif
  769. // 32x/32x.c
  770. #ifndef NO_32X
  771. extern struct Pico32x Pico32x;
  772. enum p32x_event {
  773. P32X_EVENT_PWM,
  774. P32X_EVENT_FILLEND,
  775. P32X_EVENT_HINT,
  776. P32X_EVENT_COUNT,
  777. };
  778. extern unsigned int p32x_event_times[P32X_EVENT_COUNT];
  779. void Pico32xInit(void);
  780. void PicoPower32x(void);
  781. void PicoReset32x(void);
  782. void Pico32xStartup(void);
  783. void PicoUnload32x(void);
  784. void PicoFrame32x(void);
  785. void Pico32xStateLoaded(int is_early);
  786. void p32x_sync_sh2s(unsigned int m68k_target);
  787. void p32x_sync_other_sh2(SH2 *sh2, unsigned int m68k_target);
  788. void p32x_update_irls(SH2 *active_sh2, unsigned int m68k_cycles);
  789. void p32x_trigger_irq(SH2 *sh2, unsigned int m68k_cycles, unsigned int mask);
  790. void p32x_update_cmd_irq(SH2 *sh2, unsigned int m68k_cycles);
  791. void p32x_reset_sh2s(void);
  792. void p32x_event_schedule(unsigned int now, enum p32x_event event, int after);
  793. void p32x_event_schedule_sh2(SH2 *sh2, enum p32x_event event, int after);
  794. void p32x_schedule_hint(SH2 *sh2, unsigned int m68k_cycles);
  795. // 32x/memory.c
  796. extern struct Pico32xMem *Pico32xMem;
  797. unsigned int PicoRead8_32x(unsigned int a);
  798. unsigned int PicoRead16_32x(unsigned int a);
  799. void PicoWrite8_32x(unsigned int a, unsigned int d);
  800. void PicoWrite16_32x(unsigned int a, unsigned int d);
  801. void PicoMemSetup32x(void);
  802. void Pico32xSwapDRAM(int b);
  803. void Pico32xMemStateLoaded(void);
  804. void p32x_update_banks(void);
  805. void p32x_m68k_poll_event(unsigned int flags);
  806. unsigned int REGPARM(3) p32x_sh2_poll_memory8(unsigned int a, unsigned int d, SH2 *sh2);
  807. unsigned int REGPARM(3) p32x_sh2_poll_memory16(unsigned int a, unsigned int d, SH2 *sh2);
  808. unsigned int REGPARM(3) p32x_sh2_poll_memory32(unsigned int a, unsigned int d, SH2 *sh2);
  809. void *p32x_sh2_get_mem_ptr(unsigned int a, unsigned int *mask, SH2 *sh2);
  810. void p32x_sh2_poll_event(SH2 *sh2, unsigned int flags, unsigned int m68k_cycles);
  811. int p32x_sh2_memcpy(unsigned int dst, unsigned int src, int count, int size, SH2 *sh2);
  812. // 32x/draw.c
  813. void PicoDrawSetOutFormat32x(pdso_t which, int use_32x_line_mode);
  814. void PicoDrawSetOutBuf32X(void *dest, int increment);
  815. void FinalizeLine32xRGB555(int sh, int line, struct PicoEState *est);
  816. void PicoDraw32xLayer(int offs, int lines, int mdbg);
  817. void PicoDraw32xLayerMdOnly(int offs, int lines);
  818. extern int (*PicoScan32xBegin)(unsigned int num);
  819. extern int (*PicoScan32xEnd)(unsigned int num);
  820. enum {
  821. PDM32X_OFF,
  822. PDM32X_32X_ONLY,
  823. PDM32X_BOTH,
  824. };
  825. extern int Pico32xDrawMode;
  826. // 32x/pwm.c
  827. unsigned int p32x_pwm_read16(unsigned int a, SH2 *sh2,
  828. unsigned int m68k_cycles);
  829. void p32x_pwm_write16(unsigned int a, unsigned int d,
  830. SH2 *sh2, unsigned int m68k_cycles);
  831. void p32x_pwm_update(int *buf32, int length, int stereo);
  832. void p32x_pwm_ctl_changed(void);
  833. void p32x_pwm_schedule(unsigned int m68k_now);
  834. void p32x_pwm_schedule_sh2(SH2 *sh2);
  835. void p32x_pwm_sync_to_sh2(SH2 *sh2);
  836. void p32x_pwm_irq_event(unsigned int m68k_now);
  837. void p32x_pwm_state_loaded(void);
  838. // 32x/sh2soc.c
  839. void p32x_dreq0_trigger(void);
  840. void p32x_dreq1_trigger(void);
  841. void p32x_timers_recalc(void);
  842. void p32x_timers_do(unsigned int m68k_slice);
  843. void sh2_peripheral_reset(SH2 *sh2);
  844. unsigned int REGPARM(2) sh2_peripheral_read8(unsigned int a, SH2 *sh2);
  845. unsigned int REGPARM(2) sh2_peripheral_read16(unsigned int a, SH2 *sh2);
  846. unsigned int REGPARM(2) sh2_peripheral_read32(unsigned int a, SH2 *sh2);
  847. void REGPARM(3) sh2_peripheral_write8(unsigned int a, unsigned int d, SH2 *sh2);
  848. void REGPARM(3) sh2_peripheral_write16(unsigned int a, unsigned int d, SH2 *sh2);
  849. void REGPARM(3) sh2_peripheral_write32(unsigned int a, unsigned int d, SH2 *sh2);
  850. #else
  851. #define Pico32xInit()
  852. #define PicoPower32x()
  853. #define PicoReset32x()
  854. #define PicoFrame32x()
  855. #define PicoUnload32x()
  856. #define Pico32xStateLoaded()
  857. #define FinalizeLine32xRGB555 NULL
  858. #define p32x_pwm_update(...)
  859. #define p32x_timers_recalc()
  860. #endif
  861. /* avoid dependency on newer glibc */
  862. static __inline int isspace_(int c)
  863. {
  864. return (0x09 <= c && c <= 0x0d) || c == ' ';
  865. }
  866. #ifndef ARRAY_SIZE
  867. #define ARRAY_SIZE(x) (sizeof(x) / sizeof(x[0]))
  868. #endif
  869. // emulation event logging
  870. #ifndef EL_LOGMASK
  871. # ifdef __x86_64__ // HACK
  872. # define EL_LOGMASK (EL_STATUS|EL_ANOMALY)
  873. # else
  874. # define EL_LOGMASK (EL_STATUS)
  875. # endif
  876. #endif
  877. #define EL_HVCNT 0x00000001 /* hv counter reads */
  878. #define EL_SR 0x00000002 /* SR reads */
  879. #define EL_INTS 0x00000004 /* ints and acks */
  880. #define EL_YMTIMER 0x00000008 /* ym2612 timer stuff */
  881. #define EL_INTSW 0x00000010 /* log irq switching on/off */
  882. #define EL_ASVDP 0x00000020 /* VDP accesses during active scan */
  883. #define EL_VDPDMA 0x00000040 /* VDP DMA transfers and their timing */
  884. #define EL_BUSREQ 0x00000080 /* z80 busreq r/w or reset w */
  885. #define EL_Z80BNK 0x00000100 /* z80 i/o through bank area */
  886. #define EL_SRAMIO 0x00000200 /* sram i/o */
  887. #define EL_EEPROM 0x00000400 /* eeprom debug */
  888. #define EL_UIO 0x00000800 /* unmapped i/o */
  889. #define EL_IO 0x00001000 /* all i/o */
  890. #define EL_CDPOLL 0x00002000 /* MCD: log poll detection */
  891. #define EL_SVP 0x00004000 /* SVP stuff */
  892. #define EL_PICOHW 0x00008000 /* Pico stuff */
  893. #define EL_IDLE 0x00010000 /* idle loop det. */
  894. #define EL_CDREGS 0x00020000 /* MCD: register access */
  895. #define EL_CDREG3 0x00040000 /* MCD: register 3 only */
  896. #define EL_32X 0x00080000
  897. #define EL_PWM 0x00100000 /* 32X PWM stuff (LOTS of output) */
  898. #define EL_32XP 0x00200000 /* 32X peripherals */
  899. #define EL_CD 0x00400000 /* MCD */
  900. #define EL_STATUS 0x40000000 /* status messages */
  901. #define EL_ANOMALY 0x80000000 /* some unexpected conditions (during emulation) */
  902. #if EL_LOGMASK
  903. #define elprintf(w,f,...) \
  904. do { \
  905. if ((w) & EL_LOGMASK) \
  906. lprintf("%05i:%03i: " f "\n",Pico.m.frame_count,Pico.m.scanline,##__VA_ARGS__); \
  907. } while (0)
  908. #elif defined(_MSC_VER)
  909. #define elprintf
  910. #else
  911. #define elprintf(w,f,...)
  912. #endif
  913. // profiling
  914. #ifdef PPROF
  915. #include <platform/linux/pprof.h>
  916. #else
  917. #define pprof_init()
  918. #define pprof_finish()
  919. #define pprof_start(x)
  920. #define pprof_end(...)
  921. #define pprof_end_sub(...)
  922. #endif
  923. #ifdef EVT_LOG
  924. enum evt {
  925. EVT_FRAME_START,
  926. EVT_NEXT_LINE,
  927. EVT_RUN_START,
  928. EVT_RUN_END,
  929. EVT_POLL_START,
  930. EVT_POLL_END,
  931. EVT_CNT
  932. };
  933. enum evt_cpu {
  934. EVT_M68K,
  935. EVT_S68K,
  936. EVT_MSH2,
  937. EVT_SSH2,
  938. EVT_CPU_CNT
  939. };
  940. void pevt_log(unsigned int cycles, enum evt_cpu c, enum evt e);
  941. void pevt_dump(void);
  942. #define pevt_log_m68k(e) \
  943. pevt_log(SekCyclesDone(), EVT_M68K, e)
  944. #define pevt_log_m68k_o(e) \
  945. pevt_log(SekCyclesDone(), EVT_M68K, e)
  946. #define pevt_log_sh2(sh2, e) \
  947. pevt_log(sh2_cycles_done_m68k(sh2), EVT_MSH2 + (sh2)->is_slave, e)
  948. #define pevt_log_sh2_o(sh2, e) \
  949. pevt_log((sh2)->m68krcycles_done, EVT_MSH2 + (sh2)->is_slave, e)
  950. #else
  951. #define pevt_log(c, e)
  952. #define pevt_log_m68k(e)
  953. #define pevt_log_m68k_o(e)
  954. #define pevt_log_sh2(sh2, e)
  955. #define pevt_log_sh2_o(sh2, e)
  956. #define pevt_dump()
  957. #endif
  958. #ifdef __cplusplus
  959. } // End of extern "C"
  960. #endif
  961. #endif // PICO_INTERNAL_INCLUDED
  962. // vim:shiftwidth=2:ts=2:expandtab