emit_x86.c 38 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403
  1. /*
  2. * Basic macros to emit x86 instructions and some utils
  3. * Copyright (C) 2008,2009,2010 notaz
  4. * Copyright (C) 2019 kub
  5. *
  6. * This work is licensed under the terms of MAME license.
  7. * See COPYING file in the top-level directory.
  8. *
  9. * note:
  10. * temp registers must be eax-edx due to use of SETcc and r/w 8/16.
  11. * note about silly things like emith_eor_r_r_r:
  12. * these are here because the compiler was designed
  13. * for ARM as it's primary target.
  14. */
  15. #include <stdarg.h>
  16. enum { xAX = 0, xCX, xDX, xBX, xSP, xBP, xSI, xDI, // x86-64,i386 common
  17. xR8, xR9, xR10, xR11, xR12, xR13, xR14, xR15 }; // x86-64 only
  18. #define CONTEXT_REG xBP
  19. #define RET_REG xAX
  20. #define ICOND_JO 0x00
  21. #define ICOND_JNO 0x01
  22. #define ICOND_JB 0x02
  23. #define ICOND_JAE 0x03
  24. #define ICOND_JE 0x04
  25. #define ICOND_JNE 0x05
  26. #define ICOND_JBE 0x06
  27. #define ICOND_JA 0x07
  28. #define ICOND_JS 0x08
  29. #define ICOND_JNS 0x09
  30. #define ICOND_JL 0x0c
  31. #define ICOND_JGE 0x0d
  32. #define ICOND_JLE 0x0e
  33. #define ICOND_JG 0x0f
  34. #define IOP_JMP 0xeb
  35. // unified conditions (we just use rel8 jump instructions for x86)
  36. #define DCOND_EQ ICOND_JE
  37. #define DCOND_NE ICOND_JNE
  38. #define DCOND_MI ICOND_JS // MInus
  39. #define DCOND_PL ICOND_JNS // PLus or zero
  40. #define DCOND_HI ICOND_JA // higher (unsigned)
  41. #define DCOND_HS ICOND_JAE // higher || same (unsigned)
  42. #define DCOND_LO ICOND_JB // lower (unsigned)
  43. #define DCOND_LS ICOND_JBE // lower || same (unsigned)
  44. #define DCOND_GE ICOND_JGE // greater || equal (signed)
  45. #define DCOND_GT ICOND_JG // greater (signed)
  46. #define DCOND_LE ICOND_JLE // less || equal (signed)
  47. #define DCOND_LT ICOND_JL // less (signed)
  48. #define DCOND_VS ICOND_JO // oVerflow Set
  49. #define DCOND_VC ICOND_JNO // oVerflow Clear
  50. #define DCOND_CS ICOND_JB // carry set
  51. #define DCOND_CC ICOND_JAE // carry clear
  52. #define EMIT_PTR(ptr, val, type) \
  53. *(type *)(ptr) = val
  54. #define EMIT(val, type) do { \
  55. EMIT_PTR(tcache_ptr, val, type); \
  56. tcache_ptr += sizeof(type); \
  57. } while (0)
  58. #define EMIT_OP(op) do { \
  59. COUNT_OP; \
  60. if ((op) > 0xff) EMIT((op) >> 8, u8); \
  61. EMIT((u8)(op), u8); \
  62. } while (0)
  63. #define EMIT_MODRM(mod, r, rm) do { \
  64. assert((mod) < 4u); \
  65. assert((r) < 8u); \
  66. assert((rm) < 8u); \
  67. EMIT(((mod)<<6) | ((r)<<3) | (rm), u8); \
  68. } while (0)
  69. #define EMIT_SIB(scale, index, base) do { \
  70. assert((scale) < 4u); \
  71. assert((index) < 8u); \
  72. assert((base) < 8u); \
  73. EMIT(((scale)<<6) | ((index)<<3) | (base), u8); \
  74. } while (0)
  75. #define EMIT_SIB64(scale, index, base) \
  76. EMIT_SIB(scale, (index) & ~8u, (base) & ~8u)
  77. #define EMIT_REX(w,r,x,b) \
  78. EMIT(0x40 | ((w)<<3) | ((r)<<2) | ((x)<<1) | (b), u8)
  79. #define EMIT_OP_MODRM(op,mod,r,rm) do { \
  80. EMIT_OP(op); \
  81. EMIT_MODRM(mod, (r), rm); \
  82. } while (0)
  83. // 64bit friendly, rm when everything is converted
  84. #define EMIT_OP_MODRM64(op, mod, r, rm) \
  85. EMIT_OP_MODRM(op, mod, (r) & ~8u, (rm) & ~8u)
  86. #define JMP8_POS(ptr) \
  87. ptr = tcache_ptr; \
  88. tcache_ptr += 2
  89. #define JMP8_EMIT(op, ptr) \
  90. EMIT_PTR(ptr, 0x70|(op), u8); \
  91. EMIT_PTR(ptr + 1, (tcache_ptr - (ptr+2)), u8)
  92. #define JMP8_EMIT_NC(ptr) \
  93. EMIT_PTR(ptr, IOP_JMP, u8); \
  94. EMIT_PTR(ptr + 1, (tcache_ptr - (ptr+2)), u8)
  95. // _r_r
  96. #define emith_move_r_r(dst, src) do {\
  97. EMIT_REX_IF(0, dst, src); \
  98. EMIT_OP_MODRM64(0x8b, 3, dst, src); \
  99. } while (0)
  100. #define emith_move_r_r_ptr(dst, src) do { \
  101. EMIT_REX_IF(1, dst, src); \
  102. EMIT_OP_MODRM64(0x8b, 3, dst, src); \
  103. } while (0)
  104. #define emith_add_r_r(d, s) do { \
  105. EMIT_REX_IF(0, s, d); \
  106. EMIT_OP_MODRM64(0x01, 3, s, d); \
  107. } while (0)
  108. #define emith_add_r_r_ptr(d, s) do { \
  109. EMIT_REX_IF(1, s, d); \
  110. EMIT_OP_MODRM64(0x01, 3, s, d); \
  111. } while (0)
  112. #define emith_sub_r_r(d, s) do {\
  113. EMIT_REX_IF(0, s, d); \
  114. EMIT_OP_MODRM64(0x29, 3, s, d); \
  115. } while (0)
  116. #define emith_adc_r_r(d, s) do { \
  117. EMIT_REX_IF(0, s, d); \
  118. EMIT_OP_MODRM64(0x11, 3, s, d); \
  119. } while (0)
  120. #define emith_sbc_r_r(d, s) do { \
  121. EMIT_REX_IF(0, s, d); \
  122. EMIT_OP_MODRM64(0x19, 3, s, d); /* SBB */ \
  123. } while (0)
  124. #define emith_or_r_r(d, s) do { \
  125. EMIT_REX_IF(0, s, d); \
  126. EMIT_OP_MODRM64(0x09, 3, s, d); \
  127. } while (0)
  128. #define emith_and_r_r(d, s) do { \
  129. EMIT_REX_IF(0, s, d); \
  130. EMIT_OP_MODRM64(0x21, 3, s, d); \
  131. } while (0)
  132. #define emith_eor_r_r(d, s) do { \
  133. EMIT_REX_IF(0, s, d); \
  134. EMIT_OP_MODRM64(0x31, 3, s, d); /* XOR */ \
  135. } while (0)
  136. #define emith_tst_r_r(d, s) do { \
  137. EMIT_REX_IF(0, s, d); \
  138. EMIT_OP_MODRM64(0x85, 3, s, d); /* TEST */ \
  139. } while (0)
  140. #define emith_tst_r_r_ptr(d, s) do { \
  141. EMIT_REX_IF(1, s, d); \
  142. EMIT_OP_MODRM64(0x85, 3, s, d); /* TEST */ \
  143. } while (0)
  144. #define emith_cmp_r_r(d, s) do { \
  145. EMIT_REX_IF(0, s, d); \
  146. EMIT_OP_MODRM64(0x39, 3, s, d); \
  147. } while (0)
  148. // fake teq - test equivalence - get_flags(d ^ s)
  149. #define emith_teq_r_r(d, s) do { \
  150. emith_push(d); \
  151. emith_eor_r_r(d, s); \
  152. emith_pop(d); \
  153. } while (0)
  154. #define emith_mvn_r_r(d, s) do { \
  155. if (d != s) \
  156. emith_move_r_r(d, s); \
  157. EMIT_REX_IF(0, 0, d); \
  158. EMIT_OP_MODRM64(0xf7, 3, 2, d); /* NOT d */ \
  159. } while (0)
  160. #define emith_negc_r_r(d, s) do { \
  161. int tmp_ = rcache_get_tmp(); \
  162. emith_move_r_imm(tmp_, 0); \
  163. emith_sbc_r_r(tmp_, s); \
  164. emith_move_r_r(d, tmp_); \
  165. rcache_free_tmp(tmp_); \
  166. } while (0)
  167. #define emith_neg_r_r(d, s) do { \
  168. if (d != s) \
  169. emith_move_r_r(d, s); \
  170. EMIT_REX_IF(0, 0, d); \
  171. EMIT_OP_MODRM64(0xf7, 3, 3, d); /* NEG d */ \
  172. } while (0)
  173. // _r_r_r
  174. #define emith_add_r_r_r(d, s1, s2) do { \
  175. if (d == s1) { \
  176. emith_add_r_r(d, s2); \
  177. } else if (d == s2) { \
  178. emith_add_r_r(d, s1); \
  179. } else { \
  180. emith_move_r_r(d, s1); \
  181. emith_add_r_r(d, s2); \
  182. } \
  183. } while (0)
  184. #define emith_add_r_r_r_ptr(d, s1, s2) do { \
  185. if (d == s1) { \
  186. emith_add_r_r_ptr(d, s2); \
  187. } else if (d == s2) { \
  188. emith_add_r_r_ptr(d, s1); \
  189. } else { \
  190. emith_move_r_r_ptr(d, s1); \
  191. emith_add_r_r_ptr(d, s2); \
  192. } \
  193. } while (0)
  194. #define emith_sub_r_r_r(d, s1, s2) do { \
  195. if (d == s1) { \
  196. emith_sub_r_r(d, s2); \
  197. } else if (d == s2) { \
  198. emith_sub_r_r(d, s1); \
  199. } else { \
  200. emith_move_r_r(d, s1); \
  201. emith_sub_r_r(d, s2); \
  202. } \
  203. } while (0)
  204. #define emith_adc_r_r_r(d, s1, s2) do { \
  205. if (d == s1) { \
  206. emith_adc_r_r(d, s2); \
  207. } else if (d == s2) { \
  208. emith_adc_r_r(d, s1); \
  209. } else { \
  210. emith_move_r_r(d, s1); \
  211. emith_adc_r_r(d, s2); \
  212. } \
  213. } while (0)
  214. #define emith_sbc_r_r_r(d, s1, s2) do { \
  215. if (d == s1) { \
  216. emith_sbc_r_r(d, s2); \
  217. } else if (d == s2) { \
  218. emith_sbc_r_r(d, s1); \
  219. } else { \
  220. emith_move_r_r(d, s1); \
  221. emith_sbc_r_r(d, s2); \
  222. } \
  223. } while (0)
  224. #define emith_and_r_r_r(d, s1, s2) do { \
  225. if (d == s1) { \
  226. emith_and_r_r(d, s2); \
  227. } else if (d == s2) { \
  228. emith_and_r_r(d, s1); \
  229. } else { \
  230. emith_move_r_r(d, s1); \
  231. emith_and_r_r(d, s2); \
  232. } \
  233. } while (0)
  234. #define emith_or_r_r_r(d, s1, s2) do { \
  235. if (d == s1) { \
  236. emith_or_r_r(d, s2); \
  237. } else if (d == s2) { \
  238. emith_or_r_r(d, s1); \
  239. } else { \
  240. emith_move_r_r(d, s1); \
  241. emith_or_r_r(d, s2); \
  242. } \
  243. } while (0)
  244. #define emith_eor_r_r_r(d, s1, s2) do { \
  245. if (d == s1) { \
  246. emith_eor_r_r(d, s2); \
  247. } else if (d == s2) { \
  248. emith_eor_r_r(d, s1); \
  249. } else { \
  250. emith_move_r_r(d, s1); \
  251. emith_eor_r_r(d, s2); \
  252. } \
  253. } while (0)
  254. // _r_r_r_shift
  255. #define emith_add_r_r_r_lsl(d, s1, s2, lslimm) do { \
  256. if (lslimm) { \
  257. int tmp_ = rcache_get_tmp(); \
  258. emith_lsl(tmp_, s2, lslimm); \
  259. emith_add_r_r_r(d, s1, tmp_); \
  260. rcache_free_tmp(tmp_); \
  261. } else emith_add_r_r_r(d, s1, s2); \
  262. } while (0)
  263. #define emith_add_r_r_r_lsl_ptr(d, s1, s2, lslimm) do { \
  264. if (lslimm) { \
  265. int tmp_ = rcache_get_tmp(); \
  266. emith_lsl(tmp_, s2, lslimm); \
  267. emith_add_r_r_r_ptr(d, s1, tmp_); \
  268. rcache_free_tmp(tmp_); \
  269. } else emith_add_r_r_r_ptr(d, s1, s2); \
  270. } while (0)
  271. #define emith_add_r_r_r_lsr(d, s1, s2, lsrimm) do { \
  272. if (lsrimm) { \
  273. int tmp_ = rcache_get_tmp(); \
  274. emith_lsr(tmp_, s2, lsrimm); \
  275. emith_add_r_r_r(d, s1, tmp_); \
  276. rcache_free_tmp(tmp_); \
  277. } else emith_add_r_r_r(d, s1, s2); \
  278. } while (0)
  279. #define emith_sub_r_r_r_lsl(d, s1, s2, lslimm) do { \
  280. if (lslimm) { \
  281. int tmp_ = rcache_get_tmp(); \
  282. emith_lsl(tmp_, s2, lslimm); \
  283. emith_sub_r_r_r(d, s1, tmp_); \
  284. rcache_free_tmp(tmp_); \
  285. } else emith_sub_r_r_r(d, s1, s2); \
  286. } while (0)
  287. #define emith_or_r_r_r_lsl(d, s1, s2, lslimm) do { \
  288. if (lslimm) { \
  289. int tmp_ = rcache_get_tmp(); \
  290. emith_lsl(tmp_, s2, lslimm); \
  291. emith_or_r_r_r(d, s1, tmp_); \
  292. rcache_free_tmp(tmp_); \
  293. } else emith_or_r_r_r(d, s1, s2); \
  294. } while (0)
  295. #define emith_or_r_r_r_lsr(d, s1, s2, lsrimm) do { \
  296. if (lsrimm) { \
  297. int tmp_ = rcache_get_tmp(); \
  298. emith_lsr(tmp_, s2, lsrimm); \
  299. emith_or_r_r_r(d, s1, tmp_); \
  300. rcache_free_tmp(tmp_); \
  301. } else emith_or_r_r_r(d, s1, s2); \
  302. } while (0)
  303. // _r_r_shift
  304. #define emith_or_r_r_lsl(d, s, lslimm) \
  305. emith_or_r_r_r_lsl(d, d, s, lslimm)
  306. #define emith_or_r_r_lsr(d, s, lsrimm) \
  307. emith_or_r_r_r_lsr(d, d, s, lsrimm)
  308. #define emith_eor_r_r_lsl(d, s, lslimm) do { \
  309. if (lslimm) { \
  310. int tmp_ = rcache_get_tmp(); \
  311. emith_lsl(tmp_, s, lslimm); \
  312. emith_eor_r_r(d, tmp_); \
  313. rcache_free_tmp(tmp_); \
  314. } else emith_eor_r_r(d, s); \
  315. } while (0)
  316. #define emith_eor_r_r_lsr(d, s, lsrimm) do { \
  317. if (lsrimm) { \
  318. int tmp_ = rcache_get_tmp(); \
  319. emith_lsr(tmp_, s, lsrimm); \
  320. emith_eor_r_r(d, tmp_); \
  321. rcache_free_tmp(tmp_); \
  322. } else emith_eor_r_r(d, s); \
  323. } while (0)
  324. // _r_imm
  325. #define emith_move_r_imm(r, imm) do { \
  326. EMIT_REX_IF(0, 0, r); \
  327. EMIT_OP(0xb8 + ((r)&7)); \
  328. EMIT(imm, u32); \
  329. } while (0)
  330. #define emith_move_r_ptr_imm(r, imm) do { \
  331. if ((uintptr_t)(imm) <= UINT32_MAX) \
  332. emith_move_r_imm(r, (uintptr_t)(imm)); \
  333. else { \
  334. EMIT_REX_IF(1, 0, r); \
  335. EMIT_OP(0xb8 + ((r)&7)); \
  336. EMIT((uintptr_t)(imm), uint64_t); \
  337. } \
  338. } while (0)
  339. #define emith_move_r_imm_s8_patchable(r, imm) do { \
  340. EMIT_REX_IF(0, 0, r); \
  341. EMIT_OP(0xb8 + ((r)&7)); \
  342. EMIT((s8)(imm), u32); \
  343. } while (0)
  344. #define emith_move_r_imm_s8_patch(ptr, imm) do { \
  345. u8 *ptr_ = ptr; \
  346. while ((*ptr_ & 0xf8) != 0xb8) ptr_++; \
  347. EMIT_PTR(ptr_ + 1, (s8)(imm), u32); \
  348. } while (0)
  349. #define emith_arith_r_imm(op, r, imm) do { \
  350. EMIT_REX_IF(0, 0, r); \
  351. EMIT_OP_MODRM64(0x81, 3, op, r); \
  352. EMIT(imm, u32); \
  353. } while (0)
  354. #define emith_add_r_imm(r, imm) \
  355. emith_arith_r_imm(0, r, imm)
  356. #define emith_or_r_imm(r, imm) \
  357. emith_arith_r_imm(1, r, imm)
  358. #define emith_adc_r_imm(r, imm) \
  359. emith_arith_r_imm(2, r, imm)
  360. #define emith_sbc_r_imm(r, imm) \
  361. emith_arith_r_imm(3, r, imm) // sbb
  362. #define emith_and_r_imm(r, imm) \
  363. emith_arith_r_imm(4, r, imm)
  364. #define emith_sub_r_imm(r, imm) \
  365. emith_arith_r_imm(5, r, imm)
  366. #define emith_eor_r_imm(r, imm) \
  367. emith_arith_r_imm(6, r, imm)
  368. #define emith_cmp_r_imm(r, imm) \
  369. emith_arith_r_imm(7, r, imm)
  370. #define emith_eor_r_imm_ptr(r, imm) do { \
  371. EMIT_REX_IF(1, 0, r); \
  372. EMIT_OP_MODRM64(0x81, 3, 6, r); \
  373. EMIT(imm, u32); \
  374. } while (0)
  375. #define emith_tst_r_imm(r, imm) do { \
  376. EMIT_REX_IF(0, 0, r); \
  377. EMIT_OP_MODRM64(0xf7, 3, 0, r); \
  378. EMIT(imm, u32); \
  379. } while (0)
  380. // fake
  381. #define emith_bic_r_imm(r, imm) \
  382. emith_arith_r_imm(4, r, ~(imm))
  383. // fake conditionals (using SJMP instead)
  384. #define emith_move_r_imm_c(cond, r, imm) \
  385. emith_move_r_imm(r, imm)
  386. #define emith_add_r_imm_c(cond, r, imm) \
  387. emith_add_r_imm(r, imm)
  388. #define emith_sub_r_imm_c(cond, r, imm) \
  389. emith_sub_r_imm(r, imm)
  390. #define emith_or_r_imm_c(cond, r, imm) \
  391. emith_or_r_imm(r, imm)
  392. #define emith_eor_r_imm_c(cond, r, imm) \
  393. emith_eor_r_imm(r, imm)
  394. #define emith_eor_r_imm_ptr_c(cond, r, imm) \
  395. emith_eor_r_imm_ptr(r, imm)
  396. #define emith_bic_r_imm_c(cond, r, imm) \
  397. emith_bic_r_imm(r, imm)
  398. #define emith_tst_r_imm_c(cond, r, imm) \
  399. emith_tst_r_imm(r, imm)
  400. #define emith_move_r_r_ptr_c(cond, d, s) \
  401. emith_move_r_r_ptr(d, s)
  402. #define emith_ror_c(cond, d, s, cnt) \
  403. emith_ror(d, s, cnt)
  404. #define emith_and_r_r_c(cond, d, s) \
  405. emith_and_r_r(d, s)
  406. #define emith_add_r_r_imm_c(cond, d, s, imm) \
  407. emith_add_r_r_imm(d, s, imm)
  408. #define emith_sub_r_r_imm_c(cond, d, s, imm) \
  409. emith_sub_r_r_imm(d, s, imm)
  410. #define emith_read8_r_r_r_c(cond, r, rs, rm) \
  411. emith_read8_r_r_r(r, rs, rm)
  412. #define emith_read8s_r_r_r_c(cond, r, rs, rm) \
  413. emith_read8s_r_r_r(r, rs, rm)
  414. #define emith_read16_r_r_r_c(cond, r, rs, rm) \
  415. emith_read16_r_r_r(r, rs, rm)
  416. #define emith_read16s_r_r_r_c(cond, r, rs, rm) \
  417. emith_read16s_r_r_r(r, rs, rm)
  418. #define emith_read_r_r_r_c(cond, r, rs, rm) \
  419. emith_read_r_r_r(r, rs, rm)
  420. #define emith_read_r_r_offs_c(cond, r, rs, offs) \
  421. emith_read_r_r_offs(r, rs, offs)
  422. #define emith_read_r_r_offs_ptr_c(cond, r, rs, offs) \
  423. emith_read_r_r_offs_ptr(r, rs, offs)
  424. #define emith_write_r_r_offs_c(cond, r, rs, offs) \
  425. emith_write_r_r_offs(r, rs, offs)
  426. #define emith_write_r_r_offs_ptr_c(cond, r, rs, offs) \
  427. emith_write_r_r_offs_ptr(r, rs, offs)
  428. #define emith_read8_r_r_offs_c(cond, r, rs, offs) \
  429. emith_read8_r_r_offs(r, rs, offs)
  430. #define emith_write8_r_r_offs_c(cond, r, rs, offs) \
  431. emith_write8_r_r_offs(r, rs, offs)
  432. #define emith_read16_r_r_offs_c(cond, r, rs, offs) \
  433. emith_read16_r_r_offs(r, rs, offs)
  434. #define emith_write16_r_r_offs_c(cond, r, rs, offs) \
  435. emith_write16_r_r_offs(r, rs, offs)
  436. #define emith_jump_reg_c(cond, r) \
  437. emith_jump_reg(r)
  438. #define emith_jump_ctx_c(cond, offs) \
  439. emith_jump_ctx(offs)
  440. #define emith_ret_c(cond) \
  441. emith_ret()
  442. // _r_r_imm - use lea
  443. #define emith_add_r_r_imm(d, s, imm) do { \
  444. EMIT_REX_IF(0, d, s); \
  445. emith_deref_modrm(0x8d, 2, d, s); \
  446. EMIT(imm, s32); \
  447. } while (0)
  448. #define emith_add_r_r_ptr_imm(d, s, imm) do { \
  449. EMIT_REX_IF(1, d, s); \
  450. emith_deref_modrm(0x8d, 2, d, s); \
  451. EMIT(imm, s32); \
  452. } while (0)
  453. #define emith_sub_r_r_imm(d, s, imm) do { \
  454. if (d != s) \
  455. emith_move_r_r(d, s); \
  456. if ((s32)(imm) != 0) \
  457. emith_sub_r_imm(d, imm); \
  458. } while (0)
  459. #define emith_and_r_r_imm(d, s, imm) do { \
  460. if (d != s) \
  461. emith_move_r_r(d, s); \
  462. if ((s32)(imm) != -1) \
  463. emith_and_r_imm(d, imm); \
  464. } while (0)
  465. #define emith_or_r_r_imm(d, s, imm) do { \
  466. if (d != s) \
  467. emith_move_r_r(d, s); \
  468. if ((s32)(imm) != 0) \
  469. emith_or_r_imm(d, imm); \
  470. } while (0)
  471. #define emith_eor_r_r_imm(d, s, imm) do { \
  472. if (d != s) \
  473. emith_move_r_r(d, s); \
  474. if ((s32)(imm) != 0) \
  475. emith_eor_r_imm(d, imm); \
  476. } while (0)
  477. // shift
  478. #define emith_shift(op, d, s, cnt) do { \
  479. if (d != s) \
  480. emith_move_r_r(d, s); \
  481. EMIT_REX_IF(0, 0, d); \
  482. EMIT_OP_MODRM64(0xc1, 3, op, d); \
  483. EMIT(cnt, u8); \
  484. } while (0)
  485. #define emith_lsl(d, s, cnt) \
  486. emith_shift(4, d, s, cnt)
  487. #define emith_lsr(d, s, cnt) \
  488. emith_shift(5, d, s, cnt)
  489. #define emith_asr(d, s, cnt) \
  490. emith_shift(7, d, s, cnt)
  491. #define emith_rol(d, s, cnt) \
  492. emith_shift(0, d, s, cnt)
  493. #define emith_ror(d, s, cnt) \
  494. emith_shift(1, d, s, cnt)
  495. #define emith_rolc(r) do { \
  496. EMIT_REX_IF(0, 0, r); \
  497. EMIT_OP_MODRM64(0xd1, 3, 2, r); \
  498. } while (0)
  499. #define emith_rorc(r) do { \
  500. EMIT_REX_IF(0, 0, r); \
  501. EMIT_OP_MODRM64(0xd1, 3, 3, r); \
  502. } while (0)
  503. // misc
  504. #define emith_push(r) do { \
  505. EMIT_REX_IF(0, 0, r); \
  506. EMIT_OP(0x50 + ((r)&7)); \
  507. } while (0)
  508. #define emith_push_imm(imm) do { \
  509. EMIT_OP(0x68); \
  510. EMIT(imm, u32); \
  511. } while (0)
  512. #define emith_pop(r) do { \
  513. EMIT_REX_IF(0, 0, r); \
  514. EMIT_OP(0x58 + ((r)&7)); \
  515. } while (0)
  516. #define emith_neg_r(r) do { \
  517. EMIT_REX_IF(0, 0, r); \
  518. EMIT_OP_MODRM64(0xf7, 3, 3, r); \
  519. } while (0)
  520. #define emith_clear_msb(d, s, count) do { \
  521. u32 t = (u32)-1; \
  522. t >>= count; \
  523. if (d != s) \
  524. emith_move_r_r(d, s); \
  525. emith_and_r_imm(d, t); \
  526. } while (0)
  527. #define emith_clear_msb_c(cond, d, s, count) do { \
  528. (void)(cond); \
  529. emith_clear_msb(d, s, count); \
  530. } while (0)
  531. #define emith_sext(d, s, bits) do { \
  532. emith_lsl(d, s, 32 - (bits)); \
  533. emith_asr(d, d, 32 - (bits)); \
  534. } while (0)
  535. #define emith_setc(r) do { \
  536. assert(is_abcdx(r)); \
  537. EMIT_REX_IF(0, 0, r); \
  538. EMIT_OP_MODRM64(0x0f92, 3, 0, r); /* SETC r */ \
  539. } while (0)
  540. // XXX: stupid mess
  541. #define emith_mul_(op, dlo, dhi, s1, s2) do { \
  542. int rmr; \
  543. if (dlo != xAX && dhi != xAX && rcache_is_hreg_used(xAX)) \
  544. emith_push(xAX); \
  545. if (dlo != xDX && dhi != xDX && rcache_is_hreg_used(xDX)) \
  546. emith_push(xDX); \
  547. if ((s1) == xAX) \
  548. rmr = s2; \
  549. else if ((s2) == xAX) \
  550. rmr = s1; \
  551. else { \
  552. emith_move_r_r(xAX, s1); \
  553. rmr = s2; \
  554. } \
  555. EMIT_REX_IF(0, 0, rmr); \
  556. EMIT_OP_MODRM64(0xf7, 3, op, rmr); /* xMUL rmr */ \
  557. if (dlo != xAX) { \
  558. EMIT_REX_IF(0, 0, dlo); \
  559. EMIT_OP(0x90 + ((dlo)&7)); /* XCHG eax, dlo */ \
  560. } \
  561. if (dhi != xDX && dhi != -1 && !(dhi == xAX && dlo == xDX)) \
  562. emith_move_r_r(dhi, (dlo == xDX ? xAX : xDX)); \
  563. if (dlo != xDX && dhi != xDX && rcache_is_hreg_used(xDX)) \
  564. emith_pop(xDX); \
  565. if (dlo != xAX && dhi != xAX && rcache_is_hreg_used(xAX)) \
  566. emith_pop(xAX); \
  567. } while (0)
  568. #define emith_mul_u64(dlo, dhi, s1, s2) \
  569. emith_mul_(4, dlo, dhi, s1, s2) /* MUL */
  570. #define emith_mul_s64(dlo, dhi, s1, s2) \
  571. emith_mul_(5, dlo, dhi, s1, s2) /* IMUL */
  572. #define emith_mul(d, s1, s2) do { \
  573. if (d == s1) { \
  574. EMIT_REX_IF(0, d, s2); \
  575. EMIT_OP_MODRM64(0x0faf, 3, d, s2); \
  576. } else if (d == s2) { \
  577. EMIT_REX_IF(0, d, s1); \
  578. EMIT_OP_MODRM64(0x0faf, 3, d, s1); \
  579. } else { \
  580. emith_move_r_r(d, s1); \
  581. EMIT_REX_IF(0, d, s2); \
  582. EMIT_OP_MODRM64(0x0faf, 3, d, s2); \
  583. } \
  584. } while (0)
  585. // (dlo,dhi) += signed(s1) * signed(s2)
  586. #define emith_mula_s64(dlo, dhi, s1, s2) do { \
  587. emith_push(dhi); \
  588. emith_push(dlo); \
  589. emith_mul_(5, dlo, dhi, s1, s2); \
  590. EMIT_REX_IF(0, dlo, xSP); \
  591. emith_deref_modrm(0x03, 0, dlo, xSP); /* add dlo, [xsp] */ \
  592. EMIT_REX_IF(0, dhi, xSP); \
  593. emith_deref_modrm(0x13, 1, dhi, xSP); /* adc dhi, [xsp+{4,8}] */ \
  594. EMIT(sizeof(void *), u8); \
  595. emith_add_r_r_ptr_imm(xSP, xSP, sizeof(void *) * 2); \
  596. } while (0)
  597. // "flag" instructions are the same
  598. #define emith_adcf_r_imm emith_adc_r_imm
  599. #define emith_subf_r_imm emith_sub_r_imm
  600. #define emith_addf_r_r emith_add_r_r
  601. #define emith_subf_r_r emith_sub_r_r
  602. #define emith_adcf_r_r emith_adc_r_r
  603. #define emith_sbcf_r_r emith_sbc_r_r
  604. #define emith_eorf_r_r emith_eor_r_r
  605. #define emith_negcf_r_r emith_negc_r_r
  606. #define emith_subf_r_r_imm emith_sub_r_r_imm
  607. #define emith_addf_r_r_r emith_add_r_r_r
  608. #define emith_subf_r_r_r emith_sub_r_r_r
  609. #define emith_adcf_r_r_r emith_adc_r_r_r
  610. #define emith_sbcf_r_r_r emith_sbc_r_r_r
  611. #define emith_eorf_r_r_r emith_eor_r_r_r
  612. #define emith_addf_r_r_r_lsr emith_add_r_r_r_lsr
  613. #define emith_lslf emith_lsl
  614. #define emith_lsrf emith_lsr
  615. #define emith_asrf emith_asr
  616. #define emith_rolf emith_rol
  617. #define emith_rorf emith_ror
  618. #define emith_rolcf emith_rolc
  619. #define emith_rorcf emith_rorc
  620. #define emith_deref_modrm(op, m, r, rs) do { \
  621. if (((rs) & 7) == 5 && m == 0) { /* xBP,xR13 not in mod 0, use mod 1 */\
  622. EMIT_OP_MODRM64(op, 1, r, rs); \
  623. EMIT(0, u8); \
  624. } else if (((rs) & 7) == 4) { /* xSP,xR12 must use SIB */ \
  625. EMIT_OP_MODRM64(op, m, r, 4); \
  626. EMIT_SIB64(0, 4, rs); \
  627. } else \
  628. EMIT_OP_MODRM64(op, m, r, rs); \
  629. } while (0)
  630. #define emith_deref_op(op, r, rs, offs) do { \
  631. /* mov r <-> [ebp+#offs] */ \
  632. if ((offs) == 0) { \
  633. emith_deref_modrm(op, 0, r, rs); \
  634. } else if (abs(offs) >= 0x80) { \
  635. emith_deref_modrm(op, 2, r, rs); \
  636. EMIT(offs, u32); \
  637. } else { \
  638. emith_deref_modrm(op, 1, r, rs); \
  639. EMIT((u8)offs, u8); \
  640. } \
  641. } while (0)
  642. #define is_abcdx(r) !((r) & ~0x3)
  643. #define emith_read_r_r_offs(r, rs, offs) do { \
  644. EMIT_REX_IF(0, r, rs); \
  645. emith_deref_op(0x8b, r, rs, offs); \
  646. } while (0)
  647. #define emith_read_r_r_offs_ptr(r, rs, offs) do { \
  648. EMIT_REX_IF(1, r, rs); \
  649. emith_deref_op(0x8b, r, rs, offs); \
  650. } while (0)
  651. #define emith_write_r_r_offs(r, rs, offs) do { \
  652. EMIT_REX_IF(0, r, rs); \
  653. emith_deref_op(0x89, r, rs, offs); \
  654. } while (0)
  655. #define emith_write_r_r_offs_ptr(r, rs, offs) do { \
  656. EMIT_REX_IF(1, r, rs); \
  657. emith_deref_op(0x89, r, rs, offs); \
  658. } while (0)
  659. #define emith_read8_r_r_offs(r, rs, offs) do { \
  660. EMIT_REX_IF(0, r, rs); \
  661. emith_deref_op(0x0fb6, r, rs, offs); \
  662. } while (0)
  663. #define emith_read8s_r_r_offs(r, rs, offs) do { \
  664. EMIT_REX_IF(0, r, rs); \
  665. emith_deref_op(0x0fbe, r, rs, offs); \
  666. } while (0)
  667. #define emith_write8_r_r_offs(r, rs, offs) do {\
  668. EMIT_REX_IF(0, r, rs); \
  669. emith_deref_op(0x88, r, rs, offs); \
  670. } while (0)
  671. #define emith_read16_r_r_offs(r, rs, offs) do { \
  672. EMIT_REX_IF(0, r, rs); \
  673. emith_deref_op(0x0fb7, r, rs, offs); \
  674. } while (0)
  675. #define emith_read16s_r_r_offs(r, rs, offs) do { \
  676. EMIT_REX_IF(0, r, rs); \
  677. emith_deref_op(0x0fbf, r, rs, offs); \
  678. } while (0)
  679. #define emith_write16_r_r_offs(r, rs, offs) do { \
  680. EMIT(0x66, u8); /* Intel SDM Vol 2a: REX must be closest to opcode */ \
  681. EMIT_REX_IF(0, r, rs); \
  682. emith_deref_op(0x89, r, rs, offs); \
  683. } while (0)
  684. #define emith_read8_r_r_r(r, rs, rm) do { \
  685. EMIT_XREX_IF(0, r, rm, rs); \
  686. EMIT_OP_MODRM64(0x0fb6, 0, r, 4); \
  687. EMIT_SIB64(0, rs, rm); /* mov r, [rm + rs * 1] */ \
  688. } while (0)
  689. #define emith_read8s_r_r_r(r, rs, rm) do { \
  690. EMIT_XREX_IF(0, r, rm, rs); \
  691. EMIT_OP_MODRM64(0x0fbe, 0, r, 4); \
  692. EMIT_SIB64(0, rs, rm); /* mov r, [rm + rs * 1] */ \
  693. } while (0)
  694. #define emith_read16_r_r_r(r, rs, rm) do { \
  695. EMIT_XREX_IF(0, r, rm, rs); \
  696. EMIT_OP_MODRM64(0x0fb7, 0, r, 4); \
  697. EMIT_SIB64(0, rs, rm); /* mov r, [rm + rs * 1] */ \
  698. } while (0)
  699. #define emith_read16s_r_r_r(r, rs, rm) do { \
  700. EMIT_XREX_IF(0, r, rm, rs); \
  701. EMIT_OP_MODRM64(0x0fbf, 0, r, 4); \
  702. EMIT_SIB64(0, rs, rm); /* mov r, [rm + rs * 1] */ \
  703. } while (0)
  704. #define emith_read_r_r_r(r, rs, rm) do { \
  705. EMIT_XREX_IF(0, r, rm, rs); \
  706. EMIT_OP_MODRM64(0x8b, 0, r, 4); \
  707. EMIT_SIB64(0, rs, rm); /* mov r, [rm + rs * 1] */ \
  708. } while (0)
  709. #define emith_read_r_r_r_ptr(r, rs, rm) do { \
  710. EMIT_XREX_IF(1, r, rm, rs); \
  711. EMIT_OP_MODRM64(0x8b, 0, r, 4); \
  712. EMIT_SIB64(0, rs, rm); /* mov r, [rm + rs * 1] */ \
  713. } while (0)
  714. #define emith_write_r_r_r(r, rs, rm) do { \
  715. EMIT_XREX_IF(0, r, rm, rs); \
  716. EMIT_OP_MODRM64(0x89, 0, r, 4); \
  717. EMIT_SIB64(0, rs, rm); /* mov [rm + rs * 1], r */ \
  718. } while (0)
  719. #define emith_write_r_r_r_ptr(r, rs, rm) do { \
  720. EMIT_XREX_IF(1, r, rm, rs); \
  721. EMIT_OP_MODRM64(0x89, 0, r, 4); \
  722. EMIT_SIB64(0, rs, rm); /* mov [rm + rs * 1], r */ \
  723. } while (0)
  724. #define emith_ctx_read(r, offs) \
  725. emith_read_r_r_offs(r, CONTEXT_REG, offs)
  726. #define emith_ctx_read_c(cond, r, offs) \
  727. emith_ctx_read(r, offs)
  728. #define emith_ctx_read_ptr(r, offs) do { \
  729. EMIT_REX_IF(1, r, CONTEXT_REG); \
  730. emith_deref_op(0x8b, r, CONTEXT_REG, offs); \
  731. } while (0)
  732. #define emith_ctx_write(r, offs) \
  733. emith_write_r_r_offs(r, CONTEXT_REG, offs)
  734. #define emith_ctx_read_multiple(r, offs, cnt, tmpr) do { \
  735. int r_ = r, offs_ = offs, cnt_ = cnt; \
  736. for (; cnt_ > 0; r_++, offs_ += 4, cnt_--) \
  737. emith_ctx_read(r_, offs_); \
  738. } while (0)
  739. #define emith_ctx_write_multiple(r, offs, cnt, tmpr) do { \
  740. int r_ = r, offs_ = offs, cnt_ = cnt; \
  741. for (; cnt_ > 0; r_++, offs_ += 4, cnt_--) \
  742. emith_ctx_write(r_, offs_); \
  743. } while (0)
  744. #define emith_ret_to_ctx(offs) do { \
  745. int tmp_ = rcache_get_tmp(); \
  746. emith_pop(tmp_); \
  747. emith_ctx_write(tmp_, offs); \
  748. rcache_free_tmp(tmp_); \
  749. } while (0)
  750. #define emith_jump(ptr) do { \
  751. u32 disp = (u8 *)(ptr) - ((u8 *)tcache_ptr + 5); \
  752. EMIT_OP(0xe9); \
  753. EMIT(disp, u32); \
  754. } while (0)
  755. #define emith_jump_patchable(target) \
  756. emith_jump(target)
  757. #define emith_jump_cond(cond, ptr) do { \
  758. u32 disp = (u8 *)(ptr) - ((u8 *)tcache_ptr + 6); \
  759. EMIT_OP(0x0f80 | (cond)); \
  760. EMIT(disp, u32); \
  761. } while (0)
  762. #define emith_jump_cond_inrange(ptr) !0
  763. #define emith_jump_cond_patchable(cond, target) \
  764. emith_jump_cond(cond, target)
  765. #define emith_jump_patch(ptr, target, pos) do { \
  766. u32 disp_ = (u8 *)(target) - ((u8 *)(ptr) + 4); \
  767. u32 offs_ = (*(u8 *)(ptr) == 0x0f) ? 2 : 1; \
  768. EMIT_PTR((u8 *)(ptr) + offs_, disp_ - offs_, u32); \
  769. if ((void *)(pos) != NULL) *(u8 **)(pos) = (u8 *)ptr + offs_; \
  770. } while (0)
  771. #define emith_jump_patch_size() 4
  772. #define emith_jump_patch_inrange(ptr, target) !0
  773. #define emith_jump_at(ptr, target) do { \
  774. u32 disp_ = (u8 *)(target) - ((u8 *)(ptr) + 5); \
  775. EMIT_PTR(ptr, 0xe9, u8); \
  776. EMIT_PTR((u8 *)(ptr) + 1, disp_, u32); \
  777. } while (0)
  778. #define emith_jump_at_size() 5
  779. #define emith_call(ptr) do { \
  780. u32 disp = (u8 *)(ptr) - ((u8 *)tcache_ptr + 5); \
  781. EMIT_OP(0xe8); \
  782. EMIT(disp, u32); \
  783. } while (0)
  784. #define emith_call_cond(cond, ptr) \
  785. emith_call(ptr)
  786. #define emith_call_reg(r) \
  787. EMIT_OP_MODRM(0xff, 3, 2, r)
  788. #define emith_call_ctx(offs) do { \
  789. EMIT_OP_MODRM(0xff, 2, 2, CONTEXT_REG); \
  790. EMIT(offs, u32); \
  791. } while (0)
  792. #define emith_call_cleanup() \
  793. emith_add_r_r_ptr_imm(xSP, xSP, sizeof(void *)); // remove return addr
  794. #define emith_ret() \
  795. EMIT_OP(0xc3)
  796. #define emith_add_r_ret(r) do { \
  797. EMIT_REX_IF(1, r, xSP); \
  798. emith_deref_modrm(0x03, 0, r, xSP); /* add r, [xsp] */ \
  799. } while (0)
  800. #define emith_jump_reg(r) \
  801. EMIT_OP_MODRM(0xff, 3, 4, r)
  802. #define emith_jump_ctx(offs) do { \
  803. EMIT_OP_MODRM(0xff, 2, 4, CONTEXT_REG); \
  804. EMIT(offs, u32); \
  805. } while (0)
  806. #define emith_push_ret(r) do { \
  807. int r_ = (r >= 0 ? r : xSI); \
  808. emith_push(r_); /* always push to align */ \
  809. emith_add_r_r_ptr_imm(xSP, xSP, -8*4); /* args shadow space */ \
  810. } while (0)
  811. #define emith_pop_and_ret(r) do { \
  812. int r_ = (r >= 0 ? r : xSI); \
  813. emith_add_r_r_ptr_imm(xSP, xSP, 8*4); /* args shadow space */ \
  814. emith_pop(r_); \
  815. emith_ret(); \
  816. } while (0)
  817. #define EMITH_JMP_START(cond) { \
  818. u8 *cond_ptr; \
  819. JMP8_POS(cond_ptr)
  820. #define EMITH_JMP_END(cond) \
  821. JMP8_EMIT(cond, cond_ptr); \
  822. }
  823. #define EMITH_JMP3_START(cond) { \
  824. u8 *cond_ptr, *else_ptr; \
  825. JMP8_POS(cond_ptr)
  826. #define EMITH_JMP3_MID(cond) \
  827. JMP8_POS(else_ptr); \
  828. JMP8_EMIT(cond, cond_ptr);
  829. #define EMITH_JMP3_END() \
  830. JMP8_EMIT_NC(else_ptr); \
  831. }
  832. // "simple" jump (no more then a few insns)
  833. // ARM will use conditional instructions here
  834. #define EMITH_SJMP_START EMITH_JMP_START
  835. #define EMITH_SJMP_END EMITH_JMP_END
  836. #define EMITH_SJMP3_START EMITH_JMP3_START
  837. #define EMITH_SJMP3_MID EMITH_JMP3_MID
  838. #define EMITH_SJMP3_END EMITH_JMP3_END
  839. #define EMITH_SJMP2_START(cond) \
  840. EMITH_SJMP3_START(cond)
  841. #define EMITH_SJMP2_MID(cond) \
  842. EMITH_SJMP3_MID(cond)
  843. #define EMITH_SJMP2_END(cond) \
  844. EMITH_SJMP3_END()
  845. #define EMITH_HINT_COND(cond) /**/
  846. #define emith_pass_arg_r(arg, reg) do { \
  847. int rd = 7; \
  848. host_arg2reg(rd, arg); \
  849. emith_move_r_r_ptr(rd, reg); \
  850. } while (0)
  851. #define emith_pass_arg_imm(arg, imm) do { \
  852. int rd = 7; \
  853. host_arg2reg(rd, arg); \
  854. emith_move_r_imm(rd, imm); \
  855. } while (0)
  856. #define host_instructions_updated(base, end) (void)(base),(void)(end)
  857. #define emith_update_cache() /**/
  858. #define emith_rw_offs_max() 0xffffffff
  859. #ifdef __x86_64__
  860. #define HOST_REGS 16
  861. #define PTR_SCALE 3
  862. #define EMIT_XREX_IF(w, r, rm, rs) do { \
  863. int xr_ = (r) > 7 ? 1 : 0; \
  864. int xb_ = (rm) > 7 ? 1 : 0; \
  865. int xx_ = (rs) > 7 ? 1 : 0; \
  866. if ((w) | xr_ | xx_ | xb_) \
  867. EMIT_REX(w, xr_, xx_, xb_); \
  868. } while (0)
  869. #define EMIT_REX_IF(w, r, rm) \
  870. EMIT_XREX_IF(w, r, rm, 0)
  871. #ifndef _WIN32
  872. // SystemV ABI conventions:
  873. // rbx,rbp,r12-r15 are preserved, rax,rcx,rdx,rsi,rdi,r8-r11 are temporaries
  874. // parameters in rdi,rsi,rdx,rcx,r8,r9, return values in rax,rdx
  875. #define PARAM_REGS { xDI, xSI, xDX, xCX, xR8, xR9 }
  876. #define PRESERVED_REGS { xR12, xR13, xR14, xR15, xBX, xBP }
  877. #define TEMPORARY_REGS { xAX, xR10, xR11 }
  878. #define STATIC_SH2_REGS { SHR_SR,xBX , SHR_R0,xR15 }
  879. #define host_arg2reg(rd, arg) \
  880. switch (arg) { \
  881. case 0: rd = xDI; break; \
  882. case 1: rd = xSI; break; \
  883. case 2: rd = xDX; break; \
  884. default: rd = xCX; break; \
  885. }
  886. #define emith_sh2_drc_entry() do { \
  887. emith_push(xBX); \
  888. emith_push(xBP); \
  889. emith_push(xR12); \
  890. emith_push(xR13); \
  891. emith_push(xR14); \
  892. emith_push(xR15); \
  893. emith_push(xSI); /* to align */ \
  894. } while (0)
  895. #define emith_sh2_drc_exit() do { \
  896. emith_pop(xSI); \
  897. emith_pop(xR15); \
  898. emith_pop(xR14); \
  899. emith_pop(xR13); \
  900. emith_pop(xR12); \
  901. emith_pop(xBP); \
  902. emith_pop(xBX); \
  903. emith_ret(); \
  904. } while (0)
  905. #else // _WIN32
  906. // M$ ABI conventions:
  907. // rbx,rbp,rsi,rdi,r12-r15 are preserved, rcx,rdx,rax,r8,r9,r10,r11 temporaries
  908. // parameters in rcx,rdx,r8,r9, return values in rax,rdx
  909. #define PARAM_REGS { xCX, xDX, xR8, xR9 }
  910. #define PRESERVED_REGS { xSI, xDI, xR12, xR13, xR14, xR15, xBX, xBP }
  911. #define TEMPORARY_REGS { xAX, xR10, xR11 }
  912. #define STATIC_SH2_REGS { SHR_SR,xBX , SHR_R0,xR15 , SH2_R0+1,xR14 }
  913. #define host_arg2reg(rd, arg) \
  914. switch (arg) { \
  915. case 0: rd = xCX; break; \
  916. case 1: rd = xDX; break; \
  917. case 2: rd = xR8; break; \
  918. default: rd = xR9; break; \
  919. }
  920. #define emith_sh2_drc_entry() do { \
  921. emith_push(xBX); \
  922. emith_push(xBP); \
  923. emith_push(xR12); \
  924. emith_push(xR13); \
  925. emith_push(xR14); \
  926. emith_push(xR15); \
  927. emith_push(xSI); \
  928. emith_push(xDI); \
  929. emith_add_r_r_ptr_imm(xSP, xSP, -8*5); /* align + args shadow space */ \
  930. } while (0)
  931. #define emith_sh2_drc_exit() do { \
  932. emith_add_r_r_ptr_imm(xSP, xSP, 8*5); \
  933. emith_pop(xDI); \
  934. emith_pop(xSI); \
  935. emith_pop(xR15); \
  936. emith_pop(xR14); \
  937. emith_pop(xR13); \
  938. emith_pop(xR12); \
  939. emith_pop(xBP); \
  940. emith_pop(xBX); \
  941. emith_ret(); \
  942. } while (0)
  943. #endif // _WIN32
  944. #else // !__x86_64__
  945. #define HOST_REGS 8
  946. #define PTR_SCALE 2
  947. #define EMIT_REX_IF(w, r, rm) do { \
  948. assert((u32)(r) < 8u); \
  949. assert((u32)(rm) < 8u); \
  950. } while (0)
  951. #define EMIT_XREX_IF(w, r, rs, rm) do { \
  952. assert((u32)(r) < 8u); \
  953. assert((u32)(rs) < 8u); \
  954. assert((u32)(rm) < 8u); \
  955. } while (0)
  956. // MS/SystemV ABI: ebx,esi,edi,ebp are preserved, eax,ecx,edx are temporaries
  957. // DRC uses REGPARM to pass upto 3 parameters in registers eax,ecx,edx.
  958. // To avoid conflicts with param passing ebx must be declared temp here.
  959. #define PARAM_REGS { xAX, xDX, xCX }
  960. #define PRESERVED_REGS { xSI, xDI, xBP }
  961. #define TEMPORARY_REGS { xBX }
  962. #define STATIC_SH2_REGS { SHR_SR,xDI , SHR_R0,xSI }
  963. #define host_arg2reg(rd, arg) \
  964. switch (arg) { \
  965. case 0: rd = xAX; break; \
  966. case 1: rd = xDX; break; \
  967. case 2: rd = xCX; break; \
  968. default: rd = xBX; break; \
  969. }
  970. #define emith_sh2_drc_entry() do { \
  971. emith_push(xBX); \
  972. emith_push(xBP); \
  973. emith_push(xSI); \
  974. emith_push(xDI); \
  975. } while (0)
  976. #define emith_sh2_drc_exit() do { \
  977. emith_pop(xDI); \
  978. emith_pop(xSI); \
  979. emith_pop(xBP); \
  980. emith_pop(xBX); \
  981. emith_ret(); \
  982. } while (0)
  983. #endif
  984. #define emith_save_caller_regs(mask) do { \
  985. int _c; u32 _m = mask & 0xfc7; /* AX, CX, DX, SI, DI, 8, 9, 10, 11 */ \
  986. if (__builtin_parity(_m) == 1) _m |= 0x8; /* BX for ABI align */ \
  987. for (_c = HOST_REGS-1; _m && _c >= 0; _m &= ~(1 << _c), _c--) \
  988. if (_m & (1 << _c)) emith_push(_c); \
  989. } while (0)
  990. #define emith_restore_caller_regs(mask) do { \
  991. int _c; u32 _m = mask & 0xfc7; \
  992. if (__builtin_parity(_m) == 1) _m |= 0x8; /* BX for ABI align */ \
  993. for (_c = 0; _m && _c < HOST_REGS; _m &= ~(1 << _c), _c++) \
  994. if (_m & (1 << _c)) emith_pop(_c); \
  995. } while (0)
  996. #define emith_sh2_rcall(a, tab, func, mask) do { \
  997. emith_lsr(mask, a, SH2_READ_SHIFT); \
  998. EMIT_XREX_IF(1, tab, tab, mask); \
  999. EMIT_OP_MODRM64(0x8d, 0, tab, 4); \
  1000. EMIT_SIB64(PTR_SCALE, mask, tab); /* lea tab, [tab + mask * {4,8}] */ \
  1001. EMIT_XREX_IF(1, tab, tab, mask); \
  1002. EMIT_OP_MODRM64(0x8d, 0, tab, 4); \
  1003. EMIT_SIB64(PTR_SCALE, mask, tab); /* lea tab, [tab + mask * {4,8}] */ \
  1004. EMIT_REX_IF(1, func, tab); \
  1005. emith_deref_modrm(0x8b, 0, func, tab); /* mov func, [tab] */ \
  1006. EMIT_REX_IF(0, mask, tab); \
  1007. emith_deref_modrm(0x8b, 1, mask, tab); \
  1008. EMIT(1 << PTR_SCALE, u8); /* mov mask, [tab + {4,8}] */ \
  1009. emith_add_r_r_ptr(func, func); \
  1010. } while (0)
  1011. #define emith_sh2_wcall(a, val, tab, func) do { \
  1012. int arg2_; \
  1013. host_arg2reg(arg2_, 2); \
  1014. emith_lsr(func, a, SH2_WRITE_SHIFT); /* tmp = a >> WRT_SHIFT */ \
  1015. EMIT_XREX_IF(1, func, tab, func); \
  1016. EMIT_OP_MODRM64(0x8b, 0, func, 4); \
  1017. EMIT_SIB64(PTR_SCALE, func, tab); /* mov tmp, [tab + tmp * {4,8}] */ \
  1018. emith_move_r_r_ptr(arg2_, CONTEXT_REG); \
  1019. emith_jump_reg(func); \
  1020. } while (0)
  1021. #define emith_sh2_dtbf_loop() do { \
  1022. u8 *jmp0; /* negative cycles check */ \
  1023. u8 *jmp1; /* unsinged overflow check */ \
  1024. int cr, rn; \
  1025. int tmp_ = rcache_get_tmp(); \
  1026. cr = rcache_get_reg(SHR_SR, RC_GR_RMW); \
  1027. rn = rcache_get_reg((op >> 8) & 0x0f, RC_GR_RMW);\
  1028. emith_sub_r_imm(rn, 1); \
  1029. emith_sub_r_imm(cr, (cycles+1) << 12); \
  1030. cycles = 0; \
  1031. emith_asr(tmp_, cr, 2+12); \
  1032. JMP8_POS(jmp0); /* no negative cycles */ \
  1033. emith_move_r_imm(tmp_, 0); \
  1034. JMP8_EMIT(ICOND_JNS, jmp0); \
  1035. emith_and_r_imm(cr, 0xffe); \
  1036. emith_subf_r_r(rn, tmp_); \
  1037. JMP8_POS(jmp1); /* no overflow */ \
  1038. emith_neg_r(rn); /* count left */ \
  1039. emith_lsl(rn, rn, 2+12); \
  1040. emith_or_r_r(cr, rn); \
  1041. emith_or_r_imm(cr, 1); \
  1042. emith_move_r_imm(rn, 0); \
  1043. JMP8_EMIT(ICOND_JA, jmp1); \
  1044. rcache_free_tmp(tmp_); \
  1045. } while (0)
  1046. #define emith_sh2_delay_loop(cycles, reg) do { \
  1047. int sr = rcache_get_reg(SHR_SR, RC_GR_RMW, NULL); \
  1048. int t1 = rcache_get_tmp(); \
  1049. int t2 = rcache_get_tmp(); \
  1050. int t3 = rcache_get_tmp(); \
  1051. if (t3 == xAX) { t3 = t1; t1 = xAX; } /* for MUL */ \
  1052. if (t3 == xDX) { t3 = t2; t2 = xDX; } \
  1053. /* if (sr < 0) return */ \
  1054. emith_asrf(t2, sr, 12); \
  1055. EMITH_JMP_START(DCOND_LE); \
  1056. /* turns = sr.cycles / cycles */ \
  1057. emith_move_r_imm(t3, (u32)((1ULL<<32) / (cycles)) + 1); \
  1058. emith_mul_u64(t1, t2, t2, t3); /* multiply by 1/x */ \
  1059. rcache_free_tmp(t3); \
  1060. if (reg >= 0) { \
  1061. /* if (reg <= turns) turns = reg-1 */ \
  1062. t3 = rcache_get_reg(reg, RC_GR_RMW, NULL); \
  1063. emith_cmp_r_r(t3, t2); \
  1064. EMITH_SJMP_START(DCOND_HI); \
  1065. emith_sub_r_r_imm_c(DCOND_LS, t2, t3, 1); \
  1066. EMITH_SJMP_END(DCOND_HI); \
  1067. /* if (reg <= 1) turns = 0 */ \
  1068. emith_cmp_r_imm(t3, 1); \
  1069. EMITH_SJMP_START(DCOND_HI); \
  1070. emith_move_r_imm_c(DCOND_LS, t2, 0); \
  1071. EMITH_SJMP_END(DCOND_HI); \
  1072. /* reg -= turns */ \
  1073. emith_sub_r_r(t3, t2); \
  1074. } \
  1075. /* sr.cycles -= turns * cycles; */ \
  1076. emith_move_r_imm(t1, cycles); \
  1077. emith_mul_u64(t1, t2, t1, t2); \
  1078. emith_sub_r_r_r_lsl(sr, sr, t1, 12); \
  1079. EMITH_JMP_END(DCOND_LE); \
  1080. rcache_free_tmp(t1); \
  1081. rcache_free_tmp(t2); \
  1082. } while (0)
  1083. #define emith_write_sr(sr, srcr) do { \
  1084. int tmp_ = rcache_get_tmp(); \
  1085. emith_clear_msb(tmp_, srcr, 22); \
  1086. emith_bic_r_imm(sr, 0x3ff); \
  1087. emith_or_r_r(sr, tmp_); \
  1088. rcache_free_tmp(tmp_); \
  1089. } while (0)
  1090. #define emith_carry_to_t(sr, is_sub) do { \
  1091. emith_rorc(sr); \
  1092. emith_rol(sr, sr, 1); \
  1093. } while (0)
  1094. #define emith_t_to_carry(sr, is_sub) do { \
  1095. emith_ror(sr, sr, 1); \
  1096. emith_rol(sr, sr, 1); \
  1097. } while (0)
  1098. #define emith_tpop_carry(sr, is_sub) \
  1099. emith_lsr(sr, sr, 1)
  1100. #define emith_tpush_carry(sr, is_sub) \
  1101. emith_adc_r_r(sr, sr)
  1102. /*
  1103. * if Q
  1104. * t = carry(Rn += Rm)
  1105. * else
  1106. * t = carry(Rn -= Rm)
  1107. * T ^= t
  1108. */
  1109. #define emith_sh2_div1_step(rn, rm, sr) do { \
  1110. u8 *jmp0, *jmp1; \
  1111. int tmp_ = rcache_get_tmp(); \
  1112. emith_eor_r_r(tmp_, tmp_); \
  1113. emith_tst_r_imm(sr, Q); /* if (Q ^ M) */ \
  1114. JMP8_POS(jmp0); /* je do_sub */ \
  1115. emith_add_r_r(rn, rm); \
  1116. JMP8_POS(jmp1); /* jmp done */ \
  1117. JMP8_EMIT(ICOND_JE, jmp0); /* do_sub: */ \
  1118. emith_sub_r_r(rn, rm); \
  1119. JMP8_EMIT_NC(jmp1); /* done: */ \
  1120. emith_adc_r_r(tmp_, tmp_); \
  1121. emith_eor_r_r(sr, tmp_); \
  1122. rcache_free_tmp(tmp_); \
  1123. } while (0)
  1124. /* mh:ml += rn*rm, does saturation if required by S bit. rn, rm must be TEMP */
  1125. #define emith_sh2_macl(ml, mh, rn, rm, sr) do { \
  1126. emith_tst_r_imm(sr, S); \
  1127. EMITH_SJMP_START(DCOND_EQ); \
  1128. /* MACH top 16 bits unused if saturated. sign ext for overfl detect */ \
  1129. emith_sext(mh, mh, 16); \
  1130. EMITH_SJMP_END(DCOND_EQ); \
  1131. emith_mula_s64(ml, mh, rn, rm); \
  1132. emith_tst_r_imm(sr, S); \
  1133. EMITH_SJMP_START(DCOND_EQ); \
  1134. /* overflow if top 17 bits of MACH aren't all 1 or 0 */ \
  1135. /* to check: add MACH[15] to MACH[31:16]. this is 0 if no overflow */ \
  1136. emith_asrf(rn, mh, 16); /* sum = (MACH>>16) + ((MACH>>15)&1) */ \
  1137. emith_adcf_r_imm(rn, 0); /* (MACH>>15) is in carry after shift */ \
  1138. EMITH_SJMP_START(DCOND_EQ); /* sum != 0 -> ov */ \
  1139. emith_move_r_imm_c(DCOND_NE, ml, 0x0000); /* -overflow */ \
  1140. emith_move_r_imm_c(DCOND_NE, mh, 0x8000); \
  1141. EMITH_SJMP_START(DCOND_LE); /* sum > 0 -> +ovl */ \
  1142. emith_sub_r_imm_c(DCOND_GT, ml, 1); /* 0xffffffff */ \
  1143. emith_sub_r_imm_c(DCOND_GT, mh, 1); /* 0x00007fff */ \
  1144. EMITH_SJMP_END(DCOND_LE); \
  1145. EMITH_SJMP_END(DCOND_EQ); \
  1146. EMITH_SJMP_END(DCOND_EQ); \
  1147. } while (0)
  1148. /* mh:ml += rn*rm, does saturation if required by S bit. rn, rm must be TEMP */
  1149. #define emith_sh2_macw(ml, mh, rn, rm, sr) do { \
  1150. emith_tst_r_imm(sr, S); \
  1151. EMITH_SJMP_START(DCOND_EQ); \
  1152. /* XXX: MACH should be untouched when S is set? */ \
  1153. emith_asr(mh, ml, 31); /* sign ext MACL to MACH for ovrfl check */ \
  1154. EMITH_SJMP_END(DCOND_EQ); \
  1155. emith_mula_s64(ml, mh, rn, rm); \
  1156. emith_tst_r_imm(sr, S); \
  1157. EMITH_SJMP_START(DCOND_EQ); \
  1158. /* overflow if top 33 bits of MACH:MACL aren't all 1 or 0 */ \
  1159. /* to check: add MACL[31] to MACH. this is 0 if no overflow */ \
  1160. emith_lsr(rn, ml, 31); \
  1161. emith_addf_r_r(rn, mh); /* sum = MACH + ((MACL>>31)&1) */ \
  1162. EMITH_SJMP_START(DCOND_EQ); /* sum != 0 -> overflow */ \
  1163. /* XXX: LSB signalling only in SH1, or in SH2 too? */ \
  1164. emith_move_r_imm_c(DCOND_NE, mh, 0x00000001); /* LSB of MACH */ \
  1165. emith_move_r_imm_c(DCOND_NE, ml, 0x80000000); /* negative ovrfl */ \
  1166. EMITH_SJMP_START(DCOND_LE); /* sum > 0 -> positive ovrfl */ \
  1167. emith_sub_r_imm_c(DCOND_GT, ml, 1); /* 0x7fffffff */ \
  1168. EMITH_SJMP_END(DCOND_LE); \
  1169. EMITH_SJMP_END(DCOND_EQ); \
  1170. EMITH_SJMP_END(DCOND_EQ); \
  1171. } while (0)
  1172. #define emith_pool_check() /**/
  1173. #define emith_pool_commit(j) /**/
  1174. #define emith_insn_ptr() ((u8 *)tcache_ptr)
  1175. #define emith_flush() /**/
  1176. #ifdef T
  1177. // T bit handling
  1178. #define emith_invert_cond(cond) \
  1179. ((cond) ^ 1)
  1180. static void emith_clr_t_cond(int sr)
  1181. {
  1182. emith_bic_r_imm(sr, T);
  1183. }
  1184. static void emith_set_t_cond(int sr, int cond)
  1185. {
  1186. EMITH_SJMP_START(emith_invert_cond(cond));
  1187. emith_or_r_imm_c(cond, sr, T);
  1188. EMITH_SJMP_END(emith_invert_cond(cond));
  1189. }
  1190. #define emith_get_t_cond() -1
  1191. #define emith_sync_t(sr) ((void)sr)
  1192. #define emith_invalidate_t()
  1193. static void emith_set_t(int sr, int val)
  1194. {
  1195. if (val)
  1196. emith_or_r_imm(sr, T);
  1197. else
  1198. emith_bic_r_imm(sr, T);
  1199. }
  1200. static int emith_tst_t(int sr, int tf)
  1201. {
  1202. emith_tst_r_imm(sr, T);
  1203. return tf ? DCOND_NE: DCOND_EQ;
  1204. }
  1205. #endif