1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727972897299730973197329733973497359736973797389739974097419742974397449745974697479748974997509751975297539754975597569757975897599760976197629763976497659766976797689769977097719772977397749775977697779778977997809781978297839784978597869787978897899790979197929793979497959796979797989799980098019802980398049805980698079808980998109811981298139814981598169817981898199820982198229823982498259826982798289829983098319832983398349835983698379838983998409841984298439844984598469847984898499850985198529853985498559856985798589859986098619862986398649865986698679868986998709871987298739874987598769877987898799880988198829883988498859886988798889889989098919892989398949895989698979898989999009901990299039904990599069907990899099910991199129913991499159916991799189919992099219922992399249925992699279928992999309931993299339934993599369937993899399940994199429943994499459946994799489949995099519952995399549955995699579958995999609961996299639964996599669967996899699970997199729973997499759976997799789979998099819982998399849985998699879988998999909991999299939994999599969997999899991000010001100021000310004100051000610007100081000910010100111001210013100141001510016100171001810019100201002110022100231002410025100261002710028100291003010031100321003310034100351003610037100381003910040100411004210043100441004510046100471004810049100501005110052100531005410055100561005710058100591006010061100621006310064100651006610067100681006910070100711007210073100741007510076100771007810079100801008110082100831008410085100861008710088100891009010091100921009310094100951009610097100981009910100101011010210103101041010510106101071010810109101101011110112101131011410115101161011710118101191012010121101221012310124101251012610127101281012910130101311013210133101341013510136101371013810139101401014110142101431014410145101461014710148101491015010151101521015310154101551015610157101581015910160101611016210163101641016510166101671016810169101701017110172101731017410175101761017710178101791018010181101821018310184101851018610187101881018910190101911019210193101941019510196101971019810199102001020110202102031020410205102061020710208102091021010211102121021310214102151021610217102181021910220102211022210223102241022510226102271022810229102301023110232102331023410235102361023710238102391024010241102421024310244102451024610247102481024910250102511025210253102541025510256102571025810259102601026110262102631026410265102661026710268102691027010271102721027310274102751027610277102781027910280102811028210283102841028510286102871028810289102901029110292102931029410295102961029710298102991030010301103021030310304103051030610307103081030910310103111031210313103141031510316103171031810319103201032110322103231032410325103261032710328103291033010331103321033310334103351033610337103381033910340103411034210343103441034510346103471034810349103501035110352103531035410355103561035710358103591036010361103621036310364103651036610367103681036910370103711037210373103741037510376103771037810379103801038110382103831038410385103861038710388103891039010391103921039310394103951039610397103981039910400104011040210403104041040510406104071040810409104101041110412104131041410415104161041710418104191042010421104221042310424104251042610427104281042910430104311043210433104341043510436104371043810439104401044110442104431044410445104461044710448104491045010451104521045310454104551045610457104581045910460104611046210463104641046510466104671046810469104701047110472104731047410475104761047710478104791048010481104821048310484104851048610487104881048910490104911049210493104941049510496104971049810499105001050110502105031050410505105061050710508105091051010511105121051310514105151051610517105181051910520105211052210523105241052510526105271052810529105301053110532105331053410535105361053710538105391054010541105421054310544105451054610547105481054910550105511055210553105541055510556105571055810559105601056110562105631056410565105661056710568105691057010571105721057310574105751057610577105781057910580105811058210583105841058510586105871058810589105901059110592105931059410595105961059710598105991060010601106021060310604106051060610607106081060910610106111061210613106141061510616106171061810619106201062110622106231062410625106261062710628106291063010631106321063310634106351063610637106381063910640106411064210643106441064510646106471064810649106501065110652106531065410655106561065710658106591066010661106621066310664106651066610667106681066910670106711067210673106741067510676106771067810679106801068110682106831068410685 |
- /*
- must fix:
- callm
- chk
- */
- /* ======================================================================== */
- /* ========================= LICENSING & COPYRIGHT ======================== */
- /* ======================================================================== */
- /*
- * MUSASHI
- * Version 3.31
- *
- * A portable Motorola M680x0 processor emulation engine.
- * Copyright 1998-2007 Karl Stenerud. All rights reserved.
- *
- * This code may be freely used for non-commercial purposes as long as this
- * copyright notice remains unaltered in the source code and any binary files
- * containing this code in compiled form.
- *
- * All other lisencing terms must be negotiated with the author
- * (Karl Stenerud).
- *
- * The latest version of this code can be obtained at:
- * http://kstenerud.cjb.net
- */
- /* Special thanks to Bart Trzynadlowski for his insight into the
- * undocumented features of this chip:
- *
- * http://dynarec.com/~bart/files/68knotes.txt
- */
- /* Input file for m68kmake
- * -----------------------
- *
- * All sections begin with 80 X's in a row followed by an end-of-line
- * sequence.
- * After this, m68kmake will expect to find one of the following section
- * identifiers:
- * M68KMAKE_PROTOTYPE_HEADER - header for opcode handler prototypes
- * M68KMAKE_PROTOTYPE_FOOTER - footer for opcode handler prototypes
- * M68KMAKE_TABLE_HEADER - header for opcode handler jumptable
- * M68KMAKE_TABLE_FOOTER - footer for opcode handler jumptable
- * M68KMAKE_TABLE_BODY - the table itself
- * M68KMAKE_OPCODE_HANDLER_HEADER - header for opcode handler implementation
- * M68KMAKE_OPCODE_HANDLER_FOOTER - footer for opcode handler implementation
- * M68KMAKE_OPCODE_HANDLER_BODY - body section for opcode handler implementation
- *
- * NOTE: M68KMAKE_OPCODE_HANDLER_BODY must be last in the file and
- * M68KMAKE_TABLE_BODY must be second last in the file.
- *
- * The M68KMAKE_OPHANDLER_BODY section contains the opcode handler
- * primitives themselves. Each opcode handler begins with:
- * M68KMAKE_OP(A, B, C, D)
- *
- * where A is the opcode handler name, B is the size of the operation,
- * C denotes any special processing mode, and D denotes a specific
- * addressing mode.
- * For C and D where nothing is specified, use "."
- *
- * Example:
- * M68KMAKE_OP(abcd, 8, rr, .) abcd, size 8, register to register, default EA
- * M68KMAKE_OP(abcd, 8, mm, ax7) abcd, size 8, memory to memory, register X is A7
- * M68KMAKE_OP(tst, 16, ., pcix) tst, size 16, PCIX addressing
- *
- * All opcode handler primitives end with a closing curly brace "}" at column 1
- *
- * NOTE: Do not place a M68KMAKE_OP() directive inside the opcode handler,
- * and do not put a closing curly brace at column 1 unless it is
- * marking the end of the handler!
- *
- * Inside the handler, m68kmake will recognize M68KMAKE_GET_OPER_xx_xx,
- * M68KMAKE_GET_EA_xx_xx, and M68KMAKE_CC directives, and create multiple
- * opcode handlers to handle variations in the opcode handler.
- * Note: M68KMAKE_CC will only be interpreted in condition code opcodes.
- * As well, M68KMAKE_GET_EA_xx_xx and M68KMAKE_GET_OPER_xx_xx will only
- * be interpreted on instructions where the corresponding table entry
- * specifies multiple effective addressing modes.
- * Example:
- * clr 32 . . 0100001010...... A+-DXWL... U U U 12 6 4
- *
- * This table entry says that the clr.l opcde has 7 variations (A+-DXWL).
- * It is run in user or supervisor mode for all CPUs, and uses 12 cycles for
- * 68000, 6 cycles for 68010, and 4 cycles for 68020.
- */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_PROTOTYPE_HEADER
- #ifndef M68KOPS__HEADER
- #define M68KOPS__HEADER
- /* ======================================================================== */
- /* ============================ OPCODE HANDLERS =========================== */
- /* ======================================================================== */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_PROTOTYPE_FOOTER
- /* Build the opcode handler table */
- void m68ki_build_opcode_table(void);
- extern void (*m68ki_instruction_jump_table[0x10000])(void); /* opcode handler jump table */
- extern unsigned char m68ki_cycles[][0x10000];
- /* ======================================================================== */
- /* ============================== END OF FILE ============================= */
- /* ======================================================================== */
- #endif /* M68KOPS__HEADER */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_TABLE_HEADER
- /* ======================================================================== */
- /* ========================= OPCODE TABLE BUILDER ========================= */
- /* ======================================================================== */
- #include "m68kops.h"
- #define NUM_CPU_TYPES 4
- void (*m68ki_instruction_jump_table[0x10000])(void); /* opcode handler jump table */
- unsigned char m68ki_cycles[NUM_CPU_TYPES][0x10000]; /* Cycles used by CPU type */
- /* This is used to generate the opcode handler jump table */
- typedef struct
- {
- void (*opcode_handler)(void); /* handler function */
- unsigned int mask; /* mask on opcode */
- unsigned int match; /* what to match after masking */
- unsigned char cycles[NUM_CPU_TYPES]; /* cycles each cpu type takes */
- } opcode_handler_struct;
- /* Opcode handler table */
- static opcode_handler_struct m68k_opcode_handler_table[] =
- {
- /* function mask match 000 010 020 040 */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_TABLE_FOOTER
- {0, 0, 0, {0, 0, 0, 0}}
- };
- /* Build the opcode handler jump table */
- void m68ki_build_opcode_table(void)
- {
- opcode_handler_struct *ostruct;
- int instr;
- int i;
- int j;
- int k;
- for(i = 0; i < 0x10000; i++)
- {
- /* default to illegal */
- m68ki_instruction_jump_table[i] = m68k_op_illegal;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][i] = 0;
- }
- ostruct = m68k_opcode_handler_table;
- while(ostruct->mask != 0xff00)
- {
- for(i = 0;i < 0x10000;i++)
- {
- if((i & ostruct->mask) == ostruct->match)
- {
- m68ki_instruction_jump_table[i] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][i] = ostruct->cycles[k];
- }
- }
- ostruct++;
- }
- while(ostruct->mask == 0xff00)
- {
- for(i = 0;i <= 0xff;i++)
- {
- m68ki_instruction_jump_table[ostruct->match | i] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][ostruct->match | i] = ostruct->cycles[k];
- }
- ostruct++;
- }
- while(ostruct->mask == 0xf1f8)
- {
- for(i = 0;i < 8;i++)
- {
- for(j = 0;j < 8;j++)
- {
- instr = ostruct->match | (i << 9) | j;
- m68ki_instruction_jump_table[instr] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][instr] = ostruct->cycles[k];
- }
- }
- ostruct++;
- }
- while(ostruct->mask == 0xfff0)
- {
- for(i = 0;i <= 0x0f;i++)
- {
- m68ki_instruction_jump_table[ostruct->match | i] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][ostruct->match | i] = ostruct->cycles[k];
- }
- ostruct++;
- }
- while(ostruct->mask == 0xf1ff)
- {
- for(i = 0;i <= 0x07;i++)
- {
- m68ki_instruction_jump_table[ostruct->match | (i << 9)] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][ostruct->match | (i << 9)] = ostruct->cycles[k];
- }
- ostruct++;
- }
- while(ostruct->mask == 0xfff8)
- {
- for(i = 0;i <= 0x07;i++)
- {
- m68ki_instruction_jump_table[ostruct->match | i] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][ostruct->match | i] = ostruct->cycles[k];
- }
- ostruct++;
- }
- while(ostruct->mask == 0xffff)
- {
- m68ki_instruction_jump_table[ostruct->match] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][ostruct->match] = ostruct->cycles[k];
- ostruct++;
- }
- }
- /* ======================================================================== */
- /* ============================== END OF FILE ============================= */
- /* ======================================================================== */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_OPCODE_HANDLER_HEADER
- #include "m68kcpu.h"
- extern void m68040_fpu_op0(void);
- extern void m68040_fpu_op1(void);
- /* ======================================================================== */
- /* ========================= INSTRUCTION HANDLERS ========================= */
- /* ======================================================================== */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_OPCODE_HANDLER_FOOTER
- /* ======================================================================== */
- /* ============================== END OF FILE ============================= */
- /* ======================================================================== */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_TABLE_BODY
- The following table is arranged as follows:
- name: Opcode mnemonic
- size: Operation size
- spec proc: Special processing mode:
- .: normal
- s: static operand
- r: register operand
- rr: register to register
- mm: memory to memory
- er: effective address to register
- re: register to effective address
- dd: data register to data register
- da: data register to address register
- aa: address register to address register
- cr: control register to register
- rc: register to control register
- toc: to condition code register
- tos: to status register
- tou: to user stack pointer
- frc: from condition code register
- frs: from status register
- fru: from user stack pointer
- * for move.x, the special processing mode is a specific
- destination effective addressing mode.
- spec ea: Specific effective addressing mode:
- .: normal
- i: immediate
- d: data register
- a: address register
- ai: address register indirect
- pi: address register indirect with postincrement
- pd: address register indirect with predecrement
- di: address register indirect with displacement
- ix: address register indirect with index
- aw: absolute word address
- al: absolute long address
- pcdi: program counter relative with displacement
- pcix: program counter relative with index
- a7: register specified in instruction is A7
- ax7: register field X of instruction is A7
- ay7: register field Y of instruction is A7
- axy7: register fields X and Y of instruction are A7
- bit pattern: Pattern to recognize this opcode. "." means don't care.
- allowed ea: List of allowed addressing modes:
- .: not present
- A: address register indirect
- +: ARI (address register indirect) with postincrement
- -: ARI with predecrement
- D: ARI with displacement
- X: ARI with index
- W: absolute word address
- L: absolute long address
- d: program counter indirect with displacement
- x: program counter indirect with index
- I: immediate
- mode: CPU operating mode for each cpu type. U = user or supervisor,
- S = supervisor only, "." = opcode not present.
- cpu cycles: Base number of cycles required to execute this opcode on the
- specified CPU type.
- Use "." if CPU does not have this opcode.
- spec spec allowed ea mode cpu cycles
- name size proc ea bit pattern A+-DXWLdxI 0 1 2 4 000 010 020 040 comments
- ====== ==== ==== ==== ================ ========== = = = = === === === === =============
- M68KMAKE_TABLE_START
- 1010 0 . . 1010............ .......... U U U U 4 4 4 4
- 1111 0 . . 1111............ .......... U U U U 4 4 4 4
- 040fpu0 32 . . 11110010........ .......... . . . U . . . 0
- 040fpu1 32 . . 11110011........ .......... . . . U . . . 0
- abcd 8 rr . 1100...100000... .......... U U U U 6 6 4 4
- abcd 8 mm ax7 1100111100001... .......... U U U U 18 18 16 16
- abcd 8 mm ay7 1100...100001111 .......... U U U U 18 18 16 16
- abcd 8 mm axy7 1100111100001111 .......... U U U U 18 18 16 16
- abcd 8 mm . 1100...100001... .......... U U U U 18 18 16 16
- add 8 er d 1101...000000... .......... U U U U 4 4 2 2
- add 8 er . 1101...000...... A+-DXWLdxI U U U U 4 4 2 2
- add 16 er d 1101...001000... .......... U U U U 4 4 2 2
- add 16 er a 1101...001001... .......... U U U U 4 4 2 2
- add 16 er . 1101...001...... A+-DXWLdxI U U U U 4 4 2 2
- add 32 er d 1101...010000... .......... U U U U 6 6 2 2
- add 32 er a 1101...010001... .......... U U U U 6 6 2 2
- add 32 er . 1101...010...... A+-DXWLdxI U U U U 6 6 2 2
- add 8 re . 1101...100...... A+-DXWL... U U U U 8 8 4 4
- add 16 re . 1101...101...... A+-DXWL... U U U U 8 8 4 4
- add 32 re . 1101...110...... A+-DXWL... U U U U 12 12 4 4
- adda 16 . d 1101...011000... .......... U U U U 8 8 2 2
- adda 16 . a 1101...011001... .......... U U U U 8 8 2 2
- adda 16 . . 1101...011...... A+-DXWLdxI U U U U 8 8 2 2
- adda 32 . d 1101...111000... .......... U U U U 6 6 2 2
- adda 32 . a 1101...111001... .......... U U U U 6 6 2 2
- adda 32 . . 1101...111...... A+-DXWLdxI U U U U 6 6 2 2
- addi 8 . d 0000011000000... .......... U U U U 8 8 2 2
- addi 8 . . 0000011000...... A+-DXWL... U U U U 12 12 4 4
- addi 16 . d 0000011001000... .......... U U U U 8 8 2 2
- addi 16 . . 0000011001...... A+-DXWL... U U U U 12 12 4 4
- addi 32 . d 0000011010000... .......... U U U U 16 14 2 2
- addi 32 . . 0000011010...... A+-DXWL... U U U U 20 20 4 4
- addq 8 . d 0101...000000... .......... U U U U 4 4 2 2
- addq 8 . . 0101...000...... A+-DXWL... U U U U 8 8 4 4
- addq 16 . d 0101...001000... .......... U U U U 4 4 2 2
- addq 16 . a 0101...001001... .......... U U U U 4 4 2 2
- addq 16 . . 0101...001...... A+-DXWL... U U U U 8 8 4 4
- addq 32 . d 0101...010000... .......... U U U U 8 8 2 2
- addq 32 . a 0101...010001... .......... U U U U 8 8 2 2
- addq 32 . . 0101...010...... A+-DXWL... U U U U 12 12 4 4
- addx 8 rr . 1101...100000... .......... U U U U 4 4 2 2
- addx 16 rr . 1101...101000... .......... U U U U 4 4 2 2
- addx 32 rr . 1101...110000... .......... U U U U 8 6 2 2
- addx 8 mm ax7 1101111100001... .......... U U U U 18 18 12 12
- addx 8 mm ay7 1101...100001111 .......... U U U U 18 18 12 12
- addx 8 mm axy7 1101111100001111 .......... U U U U 18 18 12 12
- addx 8 mm . 1101...100001... .......... U U U U 18 18 12 12
- addx 16 mm . 1101...101001... .......... U U U U 18 18 12 12
- addx 32 mm . 1101...110001... .......... U U U U 30 30 12 12
- and 8 er d 1100...000000... .......... U U U U 4 4 2 2
- and 8 er . 1100...000...... A+-DXWLdxI U U U U 4 4 2 2
- and 16 er d 1100...001000... .......... U U U U 4 4 2 2
- and 16 er . 1100...001...... A+-DXWLdxI U U U U 4 4 2 2
- and 32 er d 1100...010000... .......... U U U U 6 6 2 2
- and 32 er . 1100...010...... A+-DXWLdxI U U U U 6 6 2 2
- and 8 re . 1100...100...... A+-DXWL... U U U U 8 8 4 4
- and 16 re . 1100...101...... A+-DXWL... U U U U 8 8 4 4
- and 32 re . 1100...110...... A+-DXWL... U U U U 12 12 4 4
- andi 16 toc . 0000001000111100 .......... U U U U 20 16 12 12
- andi 16 tos . 0000001001111100 .......... S S S S 20 16 12 12
- andi 8 . d 0000001000000... .......... U U U U 8 8 2 2
- andi 8 . . 0000001000...... A+-DXWL... U U U U 12 12 4 4
- andi 16 . d 0000001001000... .......... U U U U 8 8 2 2
- andi 16 . . 0000001001...... A+-DXWL... U U U U 12 12 4 4
- andi 32 . d 0000001010000... .......... U U U U 14 14 2 2
- andi 32 . . 0000001010...... A+-DXWL... U U U U 20 20 4 4
- asr 8 s . 1110...000000... .......... U U U U 6 6 6 6
- asr 16 s . 1110...001000... .......... U U U U 6 6 6 6
- asr 32 s . 1110...010000... .......... U U U U 8 8 6 6
- asr 8 r . 1110...000100... .......... U U U U 6 6 6 6
- asr 16 r . 1110...001100... .......... U U U U 6 6 6 6
- asr 32 r . 1110...010100... .......... U U U U 8 8 6 6
- asr 16 . . 1110000011...... A+-DXWL... U U U U 8 8 5 5
- asl 8 s . 1110...100000... .......... U U U U 6 6 8 8
- asl 16 s . 1110...101000... .......... U U U U 6 6 8 8
- asl 32 s . 1110...110000... .......... U U U U 8 8 8 8
- asl 8 r . 1110...100100... .......... U U U U 6 6 8 8
- asl 16 r . 1110...101100... .......... U U U U 6 6 8 8
- asl 32 r . 1110...110100... .......... U U U U 8 8 8 8
- asl 16 . . 1110000111...... A+-DXWL... U U U U 8 8 6 6
- bcc 8 . . 0110............ .......... U U U U 10 10 6 6
- bcc 16 . . 0110....00000000 .......... U U U U 10 10 6 6
- bcc 32 . . 0110....11111111 .......... U U U U 10 10 6 6
- bchg 8 r . 0000...101...... A+-DXWL... U U U U 8 8 4 4
- bchg 32 r d 0000...101000... .......... U U U U 8 8 4 4
- bchg 8 s . 0000100001...... A+-DXWL... U U U U 12 12 4 4
- bchg 32 s d 0000100001000... .......... U U U U 12 12 4 4
- bclr 8 r . 0000...110...... A+-DXWL... U U U U 8 10 4 4
- bclr 32 r d 0000...110000... .......... U U U U 10 10 4 4
- bclr 8 s . 0000100010...... A+-DXWL... U U U U 12 12 4 4
- bclr 32 s d 0000100010000... .......... U U U U 14 14 4 4
- bfchg 32 . d 1110101011000... .......... . . U U . . 12 12 timing not quite correct
- bfchg 32 . . 1110101011...... A..DXWL... . . U U . . 20 20
- bfclr 32 . d 1110110011000... .......... . . U U . . 12 12
- bfclr 32 . . 1110110011...... A..DXWL... . . U U . . 20 20
- bfexts 32 . d 1110101111000... .......... . . U U . . 8 8
- bfexts 32 . . 1110101111...... A..DXWLdx. . . U U . . 15 15
- bfextu 32 . d 1110100111000... .......... . . U U . . 8 8
- bfextu 32 . . 1110100111...... A..DXWLdx. . . U U . . 15 15
- bfffo 32 . d 1110110111000... .......... . . U U . . 18 18
- bfffo 32 . . 1110110111...... A..DXWLdx. . . U U . . 28 28
- bfins 32 . d 1110111111000... .......... . . U U . . 10 10
- bfins 32 . . 1110111111...... A..DXWL... . . U U . . 17 17
- bfset 32 . d 1110111011000... .......... . . U U . . 12 12
- bfset 32 . . 1110111011...... A..DXWL... . . U U . . 20 20
- bftst 32 . d 1110100011000... .......... . . U U . . 6 6
- bftst 32 . . 1110100011...... A..DXWLdx. . . U U . . 13 13
- bkpt 0 . . 0100100001001... .......... . U U U . 10 10 10
- bra 8 . . 01100000........ .......... U U U U 10 10 10 10
- bra 16 . . 0110000000000000 .......... U U U U 10 10 10 10
- bra 32 . . 0110000011111111 .......... U U U U 10 10 10 10
- bset 32 r d 0000...111000... .......... U U U U 8 8 4 4
- bset 8 r . 0000...111...... A+-DXWL... U U U U 8 8 4 4
- bset 8 s . 0000100011...... A+-DXWL... U U U U 12 12 4 4
- bset 32 s d 0000100011000... .......... U U U U 12 12 4 4
- bsr 8 . . 01100001........ .......... U U U U 18 18 7 7
- bsr 16 . . 0110000100000000 .......... U U U U 18 18 7 7
- bsr 32 . . 0110000111111111 .......... U U U U 18 18 7 7
- btst 8 r . 0000...100...... A+-DXWLdxI U U U U 4 4 4 4
- btst 32 r d 0000...100000... .......... U U U U 6 6 4 4
- btst 8 s . 0000100000...... A+-DXWLdx. U U U U 8 8 4 4
- btst 32 s d 0000100000000... .......... U U U U 10 10 4 4
- callm 32 . . 0000011011...... A..DXWLdx. . . U U . . 60 60 not properly emulated
- cas 8 . . 0000101011...... A+-DXWL... . . U U . . 12 12
- cas 16 . . 0000110011...... A+-DXWL... . . U U . . 12 12
- cas 32 . . 0000111011...... A+-DXWL... . . U U . . 12 12
- cas2 16 . . 0000110011111100 .......... . . U U . . 12 12
- cas2 32 . . 0000111011111100 .......... . . U U . . 12 12
- chk 16 . d 0100...110000... .......... U U U U 10 8 8 8
- chk 16 . . 0100...110...... A+-DXWLdxI U U U U 10 8 8 8
- chk 32 . d 0100...100000... .......... . . U U . . 8 8
- chk 32 . . 0100...100...... A+-DXWLdxI . . U U . . 8 8
- chk2cmp2 8 . pcdi 0000000011111010 .......... . . U U . . 23 23
- chk2cmp2 8 . pcix 0000000011111011 .......... . . U U . . 23 23
- chk2cmp2 8 . . 0000000011...... A..DXWL... . . U U . . 18 18
- chk2cmp2 16 . pcdi 0000001011111010 .......... . . U U . . 23 23
- chk2cmp2 16 . pcix 0000001011111011 .......... . . U U . . 23 23
- chk2cmp2 16 . . 0000001011...... A..DXWL... . . U U . . 18 18
- chk2cmp2 32 . pcdi 0000010011111010 .......... . . U U . . 23 23
- chk2cmp2 32 . pcix 0000010011111011 .......... . . U U . . 23 23
- chk2cmp2 32 . . 0000010011...... A..DXWL... . . U U . . 18 18
- clr 8 . d 0100001000000... .......... U U U U 4 4 2 2
- clr 8 . . 0100001000...... A+-DXWL... U U U U 6 4 4 4 notaz hack: changed 000 cycles 8 -> 6 like in starscream for Fatal Rewind
- clr 16 . d 0100001001000... .......... U U U U 4 4 2 2
- clr 16 . . 0100001001...... A+-DXWL... U U U U 6 4 4 4 notaz hack: ditto
- clr 32 . d 0100001010000... .......... U U U U 6 6 2 2
- clr 32 . . 0100001010...... A+-DXWL... U U U U 12 6 4 4
- cmp 8 . d 1011...000000... .......... U U U U 4 4 2 2
- cmp 8 . . 1011...000...... A+-DXWLdxI U U U U 4 4 2 2
- cmp 16 . d 1011...001000... .......... U U U U 4 4 2 2
- cmp 16 . a 1011...001001... .......... U U U U 4 4 2 2
- cmp 16 . . 1011...001...... A+-DXWLdxI U U U U 4 4 2 2
- cmp 32 . d 1011...010000... .......... U U U U 6 6 2 2
- cmp 32 . a 1011...010001... .......... U U U U 6 6 2 2
- cmp 32 . . 1011...010...... A+-DXWLdxI U U U U 6 6 2 2
- cmpa 16 . d 1011...011000... .......... U U U U 6 6 4 4
- cmpa 16 . a 1011...011001... .......... U U U U 6 6 4 4
- cmpa 16 . . 1011...011...... A+-DXWLdxI U U U U 6 6 4 4
- cmpa 32 . d 1011...111000... .......... U U U U 6 6 4 4
- cmpa 32 . a 1011...111001... .......... U U U U 6 6 4 4
- cmpa 32 . . 1011...111...... A+-DXWLdxI U U U U 6 6 4 4
- cmpi 8 . d 0000110000000... .......... U U U U 8 8 2 2
- cmpi 8 . . 0000110000...... A+-DXWL... U U U U 8 8 2 2
- cmpi 8 . pcdi 0000110000111010 .......... . . U U . . 7 7
- cmpi 8 . pcix 0000110000111011 .......... . . U U . . 9 9
- cmpi 16 . d 0000110001000... .......... U U U U 8 8 2 2
- cmpi 16 . . 0000110001...... A+-DXWL... U U U U 8 8 2 2
- cmpi 16 . pcdi 0000110001111010 .......... . . U U . . 7 7
- cmpi 16 . pcix 0000110001111011 .......... . . U U . . 9 9
- cmpi 32 . d 0000110010000... .......... U U U U 14 12 2 2
- cmpi 32 . . 0000110010...... A+-DXWL... U U U U 12 12 2 2
- cmpi 32 . pcdi 0000110010111010 .......... . . U U . . 7 7
- cmpi 32 . pcix 0000110010111011 .......... . . U U . . 9 9
- cmpm 8 . ax7 1011111100001... .......... U U U U 12 12 9 9
- cmpm 8 . ay7 1011...100001111 .......... U U U U 12 12 9 9
- cmpm 8 . axy7 1011111100001111 .......... U U U U 12 12 9 9
- cmpm 8 . . 1011...100001... .......... U U U U 12 12 9 9
- cmpm 16 . . 1011...101001... .......... U U U U 12 12 9 9
- cmpm 32 . . 1011...110001... .......... U U U U 20 20 9 9
- cpbcc 32 . . 1111...01....... .......... . . U . . . 4 . unemulated
- cpdbcc 32 . . 1111...001001... .......... . . U . . . 4 . unemulated
- cpgen 32 . . 1111...000...... .......... . . U . . . 4 . unemulated
- cpscc 32 . . 1111...001...... .......... . . U . . . 4 . unemulated
- cptrapcc 32 . . 1111...001111... .......... . . U . . . 4 . unemulated
- dbt 16 . . 0101000011001... .......... U U U U 12 12 6 6
- dbf 16 . . 0101000111001... .......... U U U U 12 12 6 6
- dbcc 16 . . 0101....11001... .......... U U U U 12 12 6 6
- divs 16 . d 1000...111000... .......... U U U U 158 122 56 56
- divs 16 . . 1000...111...... A+-DXWLdxI U U U U 158 122 56 56
- divu 16 . d 1000...011000... .......... U U U U 140 108 44 44
- divu 16 . . 1000...011...... A+-DXWLdxI U U U U 140 108 44 44
- divl 32 . d 0100110001000... .......... . . U U . . 84 84
- divl 32 . . 0100110001...... A+-DXWLdxI . . U U . . 84 84
- eor 8 . d 1011...100000... .......... U U U U 4 4 2 2
- eor 8 . . 1011...100...... A+-DXWL... U U U U 8 8 4 4
- eor 16 . d 1011...101000... .......... U U U U 4 4 2 2
- eor 16 . . 1011...101...... A+-DXWL... U U U U 8 8 4 4
- eor 32 . d 1011...110000... .......... U U U U 8 6 2 2
- eor 32 . . 1011...110...... A+-DXWL... U U U U 12 12 4 4
- eori 16 toc . 0000101000111100 .......... U U U U 20 16 12 12
- eori 16 tos . 0000101001111100 .......... S S S S 20 16 12 12
- eori 8 . d 0000101000000... .......... U U U U 8 8 2 2
- eori 8 . . 0000101000...... A+-DXWL... U U U U 12 12 4 4
- eori 16 . d 0000101001000... .......... U U U U 8 8 2 2
- eori 16 . . 0000101001...... A+-DXWL... U U U U 12 12 4 4
- eori 32 . d 0000101010000... .......... U U U U 16 14 2 2
- eori 32 . . 0000101010...... A+-DXWL... U U U U 20 20 4 4
- exg 32 dd . 1100...101000... .......... U U U U 6 6 2 2
- exg 32 aa . 1100...101001... .......... U U U U 6 6 2 2
- exg 32 da . 1100...110001... .......... U U U U 6 6 2 2
- ext 16 . . 0100100010000... .......... U U U U 4 4 4 4
- ext 32 . . 0100100011000... .......... U U U U 4 4 4 4
- extb 32 . . 0100100111000... .......... . . U U . . 4 4
- illegal 0 . . 0100101011111100 .......... U U U U 4 4 4 4
- jmp 32 . . 0100111011...... A..DXWLdx. U U U U 4 4 0 0
- jsr 32 . . 0100111010...... A..DXWLdx. U U U U 12 12 0 0
- lea 32 . . 0100...111...... A..DXWLdx. U U U U 0 0 2 2
- link 16 . a7 0100111001010111 .......... U U U U 16 16 5 5
- link 16 . . 0100111001010... .......... U U U U 16 16 5 5
- link 32 . a7 0100100000001111 .......... . . U U . . 6 6
- link 32 . . 0100100000001... .......... . . U U . . 6 6
- lsr 8 s . 1110...000001... .......... U U U U 6 6 4 4
- lsr 16 s . 1110...001001... .......... U U U U 6 6 4 4
- lsr 32 s . 1110...010001... .......... U U U U 8 8 4 4
- lsr 8 r . 1110...000101... .......... U U U U 6 6 6 6
- lsr 16 r . 1110...001101... .......... U U U U 6 6 6 6
- lsr 32 r . 1110...010101... .......... U U U U 8 8 6 6
- lsr 16 . . 1110001011...... A+-DXWL... U U U U 8 8 5 5
- lsl 8 s . 1110...100001... .......... U U U U 6 6 4 4
- lsl 16 s . 1110...101001... .......... U U U U 6 6 4 4
- lsl 32 s . 1110...110001... .......... U U U U 8 8 4 4
- lsl 8 r . 1110...100101... .......... U U U U 6 6 6 6
- lsl 16 r . 1110...101101... .......... U U U U 6 6 6 6
- lsl 32 r . 1110...110101... .......... U U U U 8 8 6 6
- lsl 16 . . 1110001111...... A+-DXWL... U U U U 8 8 5 5
- move 8 d d 0001...000000... .......... U U U U 4 4 2 2
- move 8 d . 0001...000...... A+-DXWLdxI U U U U 4 4 2 2
- move 8 ai d 0001...010000... .......... U U U U 8 8 4 4
- move 8 ai . 0001...010...... A+-DXWLdxI U U U U 8 8 4 4
- move 8 pi d 0001...011000... .......... U U U U 8 8 4 4
- move 8 pi . 0001...011...... A+-DXWLdxI U U U U 8 8 4 4
- move 8 pi7 d 0001111011000... .......... U U U U 8 8 4 4
- move 8 pi7 . 0001111011...... A+-DXWLdxI U U U U 8 8 4 4
- move 8 pd d 0001...100000... .......... U U U U 8 8 5 5
- move 8 pd . 0001...100...... A+-DXWLdxI U U U U 8 8 5 5
- move 8 pd7 d 0001111100000... .......... U U U U 8 8 5 5
- move 8 pd7 . 0001111100...... A+-DXWLdxI U U U U 8 8 5 5
- move 8 di d 0001...101000... .......... U U U U 12 12 5 5
- move 8 di . 0001...101...... A+-DXWLdxI U U U U 12 12 5 5
- move 8 ix d 0001...110000... .......... U U U U 14 14 7 7
- move 8 ix . 0001...110...... A+-DXWLdxI U U U U 14 14 7 7
- move 8 aw d 0001000111000... .......... U U U U 12 12 4 4
- move 8 aw . 0001000111...... A+-DXWLdxI U U U U 12 12 4 4
- move 8 al d 0001001111000... .......... U U U U 16 16 6 6
- move 8 al . 0001001111...... A+-DXWLdxI U U U U 16 16 6 6
- move 16 d d 0011...000000... .......... U U U U 4 4 2 2
- move 16 d a 0011...000001... .......... U U U U 4 4 2 2
- move 16 d . 0011...000...... A+-DXWLdxI U U U U 4 4 2 2
- move 16 ai d 0011...010000... .......... U U U U 8 8 4 4
- move 16 ai a 0011...010001... .......... U U U U 8 8 4 4
- move 16 ai . 0011...010...... A+-DXWLdxI U U U U 8 8 4 4
- move 16 pi d 0011...011000... .......... U U U U 8 8 4 4
- move 16 pi a 0011...011001... .......... U U U U 8 8 4 4
- move 16 pi . 0011...011...... A+-DXWLdxI U U U U 8 8 4 4
- move 16 pd d 0011...100000... .......... U U U U 8 8 5 5
- move 16 pd a 0011...100001... .......... U U U U 8 8 5 5
- move 16 pd . 0011...100...... A+-DXWLdxI U U U U 8 8 5 5
- move 16 di d 0011...101000... .......... U U U U 12 12 5 5
- move 16 di a 0011...101001... .......... U U U U 12 12 5 5
- move 16 di . 0011...101...... A+-DXWLdxI U U U U 12 12 5 5
- move 16 ix d 0011...110000... .......... U U U U 14 14 7 7
- move 16 ix a 0011...110001... .......... U U U U 14 14 7 7
- move 16 ix . 0011...110...... A+-DXWLdxI U U U U 14 14 7 7
- move 16 aw d 0011000111000... .......... U U U U 12 12 4 4
- move 16 aw a 0011000111001... .......... U U U U 12 12 4 4
- move 16 aw . 0011000111...... A+-DXWLdxI U U U U 12 12 4 4
- move 16 al d 0011001111000... .......... U U U U 16 16 6 6
- move 16 al a 0011001111001... .......... U U U U 16 16 6 6
- move 16 al . 0011001111...... A+-DXWLdxI U U U U 16 16 6 6
- move 32 d d 0010...000000... .......... U U U U 4 4 2 2
- move 32 d a 0010...000001... .......... U U U U 4 4 2 2
- move 32 d . 0010...000...... A+-DXWLdxI U U U U 4 4 2 2
- move 32 ai d 0010...010000... .......... U U U U 12 12 4 4
- move 32 ai a 0010...010001... .......... U U U U 12 12 4 4
- move 32 ai . 0010...010...... A+-DXWLdxI U U U U 12 12 4 4
- move 32 pi d 0010...011000... .......... U U U U 12 12 4 4
- move 32 pi a 0010...011001... .......... U U U U 12 12 4 4
- move 32 pi . 0010...011...... A+-DXWLdxI U U U U 12 12 4 4
- move 32 pd d 0010...100000... .......... U U U U 12 14 5 5
- move 32 pd a 0010...100001... .......... U U U U 12 14 5 5
- move 32 pd . 0010...100...... A+-DXWLdxI U U U U 12 14 5 5
- move 32 di d 0010...101000... .......... U U U U 16 16 5 5
- move 32 di a 0010...101001... .......... U U U U 16 16 5 5
- move 32 di . 0010...101...... A+-DXWLdxI U U U U 16 16 5 5
- move 32 ix d 0010...110000... .......... U U U U 18 18 7 7
- move 32 ix a 0010...110001... .......... U U U U 18 18 7 7
- move 32 ix . 0010...110...... A+-DXWLdxI U U U U 18 18 7 7
- move 32 aw d 0010000111000... .......... U U U U 16 16 4 4
- move 32 aw a 0010000111001... .......... U U U U 16 16 4 4
- move 32 aw . 0010000111...... A+-DXWLdxI U U U U 16 16 4 4
- move 32 al d 0010001111000... .......... U U U U 20 20 6 6
- move 32 al a 0010001111001... .......... U U U U 20 20 6 6
- move 32 al . 0010001111...... A+-DXWLdxI U U U U 20 20 6 6
- movea 16 . d 0011...001000... .......... U U U U 4 4 2 2
- movea 16 . a 0011...001001... .......... U U U U 4 4 2 2
- movea 16 . . 0011...001...... A+-DXWLdxI U U U U 4 4 2 2
- movea 32 . d 0010...001000... .......... U U U U 4 4 2 2
- movea 32 . a 0010...001001... .......... U U U U 4 4 2 2
- movea 32 . . 0010...001...... A+-DXWLdxI U U U U 4 4 2 2
- move 16 frc d 0100001011000... .......... . U U U . 4 4 4
- move 16 frc . 0100001011...... A+-DXWL... . U U U . 8 4 4
- move 16 toc d 0100010011000... .......... U U U U 12 12 4 4
- move 16 toc . 0100010011...... A+-DXWLdxI U U U U 12 12 4 4
- move 16 frs d 0100000011000... .......... U S S S 6 4 8 8 U only for 000
- move 16 frs . 0100000011...... A+-DXWL... U S S S 8 8 8 8 U only for 000
- move 16 tos d 0100011011000... .......... S S S S 12 12 8 8
- move 16 tos . 0100011011...... A+-DXWLdxI S S S S 12 12 8 8
- move 32 fru . 0100111001101... .......... S S S S 4 6 2 2
- move 32 tou . 0100111001100... .......... S S S S 4 6 2 2
- movec 32 cr . 0100111001111010 .......... . S S S . 12 6 6
- movec 32 rc . 0100111001111011 .......... . S S S . 10 12 12
- movem 16 re pd 0100100010100... .......... U U U U 8 8 4 4
- movem 16 re . 0100100010...... A..DXWL... U U U U 8 8 4 4
- movem 32 re pd 0100100011100... .......... U U U U 8 8 4 4
- movem 32 re . 0100100011...... A..DXWL... U U U U 8 8 4 4
- movem 16 er pi 0100110010011... .......... U U U U 12 12 8 8
- movem 16 er pcdi 0100110010111010 .......... U U U U 16 16 9 9
- movem 16 er pcix 0100110010111011 .......... U U U U 18 18 11 11
- movem 16 er . 0100110010...... A..DXWL... U U U U 12 12 8 8
- movem 32 er pi 0100110011011... .......... U U U U 12 12 8 8
- movem 32 er pcdi 0100110011111010 .......... U U U U 16 16 9 9
- movem 32 er pcix 0100110011111011 .......... U U U U 18 18 11 11
- movem 32 er . 0100110011...... A..DXWL... U U U U 12 12 8 8
- movep 16 er . 0000...100001... .......... U U U U 16 16 12 12
- movep 32 er . 0000...101001... .......... U U U U 24 24 18 18
- movep 16 re . 0000...110001... .......... U U U U 16 16 11 11
- movep 32 re . 0000...111001... .......... U U U U 24 24 17 17
- moveq 32 . . 0111...0........ .......... U U U U 4 4 2 2
- moves 8 . . 0000111000...... A+-DXWL... . S S S . 14 5 5
- moves 16 . . 0000111001...... A+-DXWL... . S S S . 14 5 5
- moves 32 . . 0000111010...... A+-DXWL... . S S S . 16 5 5
- move16 32 . . 1111011000100... .......... . . . U . . . 4 TODO: correct timing
- muls 16 . d 1100...111000... .......... U U U U 54 32 27 27
- muls 16 . . 1100...111...... A+-DXWLdxI U U U U 54 32 27 27
- mulu 16 . d 1100...011000... .......... U U U U 54 30 27 27
- mulu 16 . . 1100...011...... A+-DXWLdxI U U U U 54 30 27 27
- mull 32 . d 0100110000000... .......... . . U U . . 43 43
- mull 32 . . 0100110000...... A+-DXWLdxI . . U U . . 43 43
- nbcd 8 . d 0100100000000... .......... U U U U 6 6 6 6
- nbcd 8 . . 0100100000...... A+-DXWL... U U U U 8 8 6 6
- neg 8 . d 0100010000000... .......... U U U U 4 4 2 2
- neg 8 . . 0100010000...... A+-DXWL... U U U U 8 8 4 4
- neg 16 . d 0100010001000... .......... U U U U 4 4 2 2
- neg 16 . . 0100010001...... A+-DXWL... U U U U 8 8 4 4
- neg 32 . d 0100010010000... .......... U U U U 6 6 2 2
- neg 32 . . 0100010010...... A+-DXWL... U U U U 12 12 4 4
- negx 8 . d 0100000000000... .......... U U U U 4 4 2 2
- negx 8 . . 0100000000...... A+-DXWL... U U U U 8 8 4 4
- negx 16 . d 0100000001000... .......... U U U U 4 4 2 2
- negx 16 . . 0100000001...... A+-DXWL... U U U U 8 8 4 4
- negx 32 . d 0100000010000... .......... U U U U 6 6 2 2
- negx 32 . . 0100000010...... A+-DXWL... U U U U 12 12 4 4
- nop 0 . . 0100111001110001 .......... U U U U 4 4 2 2
- not 8 . d 0100011000000... .......... U U U U 4 4 2 2
- not 8 . . 0100011000...... A+-DXWL... U U U U 8 8 4 4
- not 16 . d 0100011001000... .......... U U U U 4 4 2 2
- not 16 . . 0100011001...... A+-DXWL... U U U U 8 8 4 4
- not 32 . d 0100011010000... .......... U U U U 6 6 2 2
- not 32 . . 0100011010...... A+-DXWL... U U U U 12 12 4 4
- or 8 er d 1000...000000... .......... U U U U 4 4 2 2
- or 8 er . 1000...000...... A+-DXWLdxI U U U U 4 4 2 2
- or 16 er d 1000...001000... .......... U U U U 4 4 2 2
- or 16 er . 1000...001...... A+-DXWLdxI U U U U 4 4 2 2
- or 32 er d 1000...010000... .......... U U U U 6 6 2 2
- or 32 er . 1000...010...... A+-DXWLdxI U U U U 6 6 2 2
- or 8 re . 1000...100...... A+-DXWL... U U U U 8 8 4 4
- or 16 re . 1000...101...... A+-DXWL... U U U U 8 8 4 4
- or 32 re . 1000...110...... A+-DXWL... U U U U 12 12 4 4
- ori 16 toc . 0000000000111100 .......... U U U U 20 16 12 12
- ori 16 tos . 0000000001111100 .......... S S S S 20 16 12 12
- ori 8 . d 0000000000000... .......... U U U U 8 8 2 2
- ori 8 . . 0000000000...... A+-DXWL... U U U U 12 12 4 4
- ori 16 . d 0000000001000... .......... U U U U 8 8 2 2
- ori 16 . . 0000000001...... A+-DXWL... U U U U 12 12 4 4
- ori 32 . d 0000000010000... .......... U U U U 16 14 2 2
- ori 32 . . 0000000010...... A+-DXWL... U U U U 20 20 4 4
- pack 16 rr . 1000...101000... .......... . . U U . . 6 6
- pack 16 mm ax7 1000111101001... .......... . . U U . . 13 13
- pack 16 mm ay7 1000...101001111 .......... . . U U . . 13 13
- pack 16 mm axy7 1000111101001111 .......... . . U U . . 13 13
- pack 16 mm . 1000...101001... .......... . . U U . . 13 13
- pea 32 . . 0100100001...... A..DXWLdx. U U U U 6 6 5 5
- pflush 32 . . 1111010100011000 .......... . . . S . . . 4 TODO: correct timing
- reset 0 . . 0100111001110000 .......... S S S S 0 0 0 0
- ror 8 s . 1110...000011... .......... U U U U 6 6 8 8
- ror 16 s . 1110...001011... .......... U U U U 6 6 8 8
- ror 32 s . 1110...010011... .......... U U U U 8 8 8 8
- ror 8 r . 1110...000111... .......... U U U U 6 6 8 8
- ror 16 r . 1110...001111... .......... U U U U 6 6 8 8
- ror 32 r . 1110...010111... .......... U U U U 8 8 8 8
- ror 16 . . 1110011011...... A+-DXWL... U U U U 8 8 7 7
- rol 8 s . 1110...100011... .......... U U U U 6 6 8 8
- rol 16 s . 1110...101011... .......... U U U U 6 6 8 8
- rol 32 s . 1110...110011... .......... U U U U 8 8 8 8
- rol 8 r . 1110...100111... .......... U U U U 6 6 8 8
- rol 16 r . 1110...101111... .......... U U U U 6 6 8 8
- rol 32 r . 1110...110111... .......... U U U U 8 8 8 8
- rol 16 . . 1110011111...... A+-DXWL... U U U U 8 8 7 7
- roxr 8 s . 1110...000010... .......... U U U U 6 6 12 12
- roxr 16 s . 1110...001010... .......... U U U U 6 6 12 12
- roxr 32 s . 1110...010010... .......... U U U U 8 8 12 12
- roxr 8 r . 1110...000110... .......... U U U U 6 6 12 12
- roxr 16 r . 1110...001110... .......... U U U U 6 6 12 12
- roxr 32 r . 1110...010110... .......... U U U U 8 8 12 12
- roxr 16 . . 1110010011...... A+-DXWL... U U U U 8 8 5 5
- roxl 8 s . 1110...100010... .......... U U U U 6 6 12 12
- roxl 16 s . 1110...101010... .......... U U U U 6 6 12 12
- roxl 32 s . 1110...110010... .......... U U U U 8 8 12 12
- roxl 8 r . 1110...100110... .......... U U U U 6 6 12 12
- roxl 16 r . 1110...101110... .......... U U U U 6 6 12 12
- roxl 32 r . 1110...110110... .......... U U U U 8 8 12 12
- roxl 16 . . 1110010111...... A+-DXWL... U U U U 8 8 5 5
- rtd 32 . . 0100111001110100 .......... . U U U . 16 10 10
- rte 32 . . 0100111001110011 .......... S S S S 20 24 20 20 bus fault not emulated
- rtm 32 . . 000001101100.... .......... . . U U . . 19 19 not properly emulated
- rtr 32 . . 0100111001110111 .......... U U U U 20 20 14 14
- rts 32 . . 0100111001110101 .......... U U U U 16 16 10 10
- sbcd 8 rr . 1000...100000... .......... U U U U 6 6 4 4
- sbcd 8 mm ax7 1000111100001... .......... U U U U 18 18 16 16
- sbcd 8 mm ay7 1000...100001111 .......... U U U U 18 18 16 16
- sbcd 8 mm axy7 1000111100001111 .......... U U U U 18 18 16 16
- sbcd 8 mm . 1000...100001... .......... U U U U 18 18 16 16
- st 8 . d 0101000011000... .......... U U U U 6 4 4 4
- st 8 . . 0101000011...... A+-DXWL... U U U U 8 8 6 6
- sf 8 . d 0101000111000... .......... U U U U 4 4 4 4
- sf 8 . . 0101000111...... A+-DXWL... U U U U 8 8 6 6
- scc 8 . d 0101....11000... .......... U U U U 4 4 4 4
- scc 8 . . 0101....11...... A+-DXWL... U U U U 8 8 6 6
- stop 0 . . 0100111001110010 .......... S S S S 4 4 8 8
- sub 8 er d 1001...000000... .......... U U U U 4 4 2 2
- sub 8 er . 1001...000...... A+-DXWLdxI U U U U 4 4 2 2
- sub 16 er d 1001...001000... .......... U U U U 4 4 2 2
- sub 16 er a 1001...001001... .......... U U U U 4 4 2 2
- sub 16 er . 1001...001...... A+-DXWLdxI U U U U 4 4 2 2
- sub 32 er d 1001...010000... .......... U U U U 6 6 2 2
- sub 32 er a 1001...010001... .......... U U U U 6 6 2 2
- sub 32 er . 1001...010...... A+-DXWLdxI U U U U 6 6 2 2
- sub 8 re . 1001...100...... A+-DXWL... U U U U 8 8 4 4
- sub 16 re . 1001...101...... A+-DXWL... U U U U 8 8 4 4
- sub 32 re . 1001...110...... A+-DXWL... U U U U 12 12 4 4
- suba 16 . d 1001...011000... .......... U U U U 8 8 2 2
- suba 16 . a 1001...011001... .......... U U U U 8 8 2 2
- suba 16 . . 1001...011...... A+-DXWLdxI U U U U 8 8 2 2
- suba 32 . d 1001...111000... .......... U U U U 6 6 2 2
- suba 32 . a 1001...111001... .......... U U U U 6 6 2 2
- suba 32 . . 1001...111...... A+-DXWLdxI U U U U 6 6 2 2
- subi 8 . d 0000010000000... .......... U U U U 8 8 2 2
- subi 8 . . 0000010000...... A+-DXWL... U U U U 12 12 4 4
- subi 16 . d 0000010001000... .......... U U U U 8 8 2 2
- subi 16 . . 0000010001...... A+-DXWL... U U U U 12 12 4 4
- subi 32 . d 0000010010000... .......... U U U U 16 14 2 2
- subi 32 . . 0000010010...... A+-DXWL... U U U U 20 20 4 4
- subq 8 . d 0101...100000... .......... U U U U 4 4 2 2
- subq 8 . . 0101...100...... A+-DXWL... U U U U 8 8 4 4
- subq 16 . d 0101...101000... .......... U U U U 4 4 2 2
- subq 16 . a 0101...101001... .......... U U U U 8 4 2 2
- subq 16 . . 0101...101...... A+-DXWL... U U U U 8 8 4 4
- subq 32 . d 0101...110000... .......... U U U U 8 8 2 2
- subq 32 . a 0101...110001... .......... U U U U 8 8 2 2
- subq 32 . . 0101...110...... A+-DXWL... U U U U 12 12 4 4
- subx 8 rr . 1001...100000... .......... U U U U 4 4 2 2
- subx 16 rr . 1001...101000... .......... U U U U 4 4 2 2
- subx 32 rr . 1001...110000... .......... U U U U 8 6 2 2
- subx 8 mm ax7 1001111100001... .......... U U U U 18 18 12 12
- subx 8 mm ay7 1001...100001111 .......... U U U U 18 18 12 12
- subx 8 mm axy7 1001111100001111 .......... U U U U 18 18 12 12
- subx 8 mm . 1001...100001... .......... U U U U 18 18 12 12
- subx 16 mm . 1001...101001... .......... U U U U 18 18 12 12
- subx 32 mm . 1001...110001... .......... U U U U 30 30 12 12
- swap 32 . . 0100100001000... .......... U U U U 4 4 4 4
- tas 8 . d 0100101011000... .......... U U U U 4 4 4 4
- tas 8 . . 0100101011...... A+-DXWL... U U U U 14 14 12 12
- trap 0 . . 010011100100.... .......... U U U U 4 4 4 4
- trapt 0 . . 0101000011111100 .......... . . U U . . 4 4
- trapt 16 . . 0101000011111010 .......... . . U U . . 6 6
- trapt 32 . . 0101000011111011 .......... . . U U . . 8 8
- trapf 0 . . 0101000111111100 .......... . . U U . . 4 4
- trapf 16 . . 0101000111111010 .......... . . U U . . 6 6
- trapf 32 . . 0101000111111011 .......... . . U U . . 8 8
- trapcc 0 . . 0101....11111100 .......... . . U U . . 4 4
- trapcc 16 . . 0101....11111010 .......... . . U U . . 6 6
- trapcc 32 . . 0101....11111011 .......... . . U U . . 8 8
- trapv 0 . . 0100111001110110 .......... U U U U 4 4 4 4
- tst 8 . d 0100101000000... .......... U U U U 4 4 2 2
- tst 8 . . 0100101000...... A+-DXWL... U U U U 4 4 2 2
- tst 8 . pcdi 0100101000111010 .......... . . U U . . 7 7
- tst 8 . pcix 0100101000111011 .......... . . U U . . 9 9
- tst 8 . i 0100101000111100 .......... . . U U . . 6 6
- tst 16 . d 0100101001000... .......... U U U U 4 4 2 2
- tst 16 . a 0100101001001... .......... . . U U . . 2 2
- tst 16 . . 0100101001...... A+-DXWL... U U U U 4 4 2 2
- tst 16 . pcdi 0100101001111010 .......... . . U U . . 7 7
- tst 16 . pcix 0100101001111011 .......... . . U U . . 9 9
- tst 16 . i 0100101001111100 .......... . . U U . . 6 6
- tst 32 . d 0100101010000... .......... U U U U 4 4 2 2
- tst 32 . a 0100101010001... .......... . . U U . . 2 2
- tst 32 . . 0100101010...... A+-DXWL... U U U U 4 4 2 2
- tst 32 . pcdi 0100101010111010 .......... . . U U . . 7 7
- tst 32 . pcix 0100101010111011 .......... . . U U . . 9 9
- tst 32 . i 0100101010111100 .......... . . U U . . 6 6
- unlk 32 . a7 0100111001011111 .......... U U U U 12 12 6 6
- unlk 32 . . 0100111001011... .......... U U U U 12 12 6 6
- unpk 16 rr . 1000...110000... .......... . . U U . . 8 8
- unpk 16 mm ax7 1000111110001... .......... . . U U . . 13 13
- unpk 16 mm ay7 1000...110001111 .......... . . U U . . 13 13
- unpk 16 mm axy7 1000111110001111 .......... . . U U . . 13 13
- unpk 16 mm . 1000...110001... .......... . . U U . . 13 13
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_OPCODE_HANDLER_BODY
- M68KMAKE_OP(1010, 0, ., .)
- {
- m68ki_exception_1010();
- }
- M68KMAKE_OP(1111, 0, ., .)
- {
- m68ki_exception_1111();
- }
- M68KMAKE_OP(040fpu0, 32, ., .)
- {
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- m68040_fpu_op0();
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(040fpu1, 32, ., .)
- {
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- m68040_fpu_op1();
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(abcd, 8, rr, .)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = LOW_NIBBLE(src) + LOW_NIBBLE(dst) + XFLAG_AS_1();
- FLAG_V = ~res; /* Undefined V behavior */
- if(res > 9)
- res += 6;
- res += HIGH_NIBBLE(src) + HIGH_NIBBLE(dst);
- FLAG_X = FLAG_C = (res > 0x99) << 8;
- if(FLAG_C)
- res -= 0xa0;
- FLAG_V &= res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- }
- M68KMAKE_OP(abcd, 8, mm, ax7)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(src) + LOW_NIBBLE(dst) + XFLAG_AS_1();
- FLAG_V = ~res; /* Undefined V behavior */
- if(res > 9)
- res += 6;
- res += HIGH_NIBBLE(src) + HIGH_NIBBLE(dst);
- FLAG_X = FLAG_C = (res > 0x99) << 8;
- if(FLAG_C)
- res -= 0xa0;
- FLAG_V &= res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(abcd, 8, mm, ay7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(src) + LOW_NIBBLE(dst) + XFLAG_AS_1();
- FLAG_V = ~res; /* Undefined V behavior */
- if(res > 9)
- res += 6;
- res += HIGH_NIBBLE(src) + HIGH_NIBBLE(dst);
- FLAG_X = FLAG_C = (res > 0x99) << 8;
- if(FLAG_C)
- res -= 0xa0;
- FLAG_V &= res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(abcd, 8, mm, axy7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(src) + LOW_NIBBLE(dst) + XFLAG_AS_1();
- FLAG_V = ~res; /* Undefined V behavior */
- if(res > 9)
- res += 6;
- res += HIGH_NIBBLE(src) + HIGH_NIBBLE(dst);
- FLAG_X = FLAG_C = (res > 0x99) << 8;
- if(FLAG_C)
- res -= 0xa0;
- FLAG_V &= res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(abcd, 8, mm, .)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(src) + LOW_NIBBLE(dst) + XFLAG_AS_1();
- FLAG_V = ~res; /* Undefined V behavior */
- if(res > 9)
- res += 6;
- res += HIGH_NIBBLE(src) + HIGH_NIBBLE(dst);
- FLAG_X = FLAG_C = (res > 0x99) << 8;
- if(FLAG_C)
- res -= 0xa0;
- FLAG_V &= res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(add, 8, er, d)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_8(DY);
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(add, 8, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_8;
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(add, 16, er, d)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(DY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(add, 16, er, a)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(AY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(add, 16, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_16;
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(add, 32, er, d)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(add, 32, er, a)
- {
- uint* r_dst = &DX;
- uint src = AY;
- uint dst = *r_dst;
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(add, 32, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_32;
- uint dst = *r_dst;
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(add, 8, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = MASK_OUT_ABOVE_8(DX);
- uint dst = m68ki_read_8(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(add, 16, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = MASK_OUT_ABOVE_16(DX);
- uint dst = m68ki_read_16(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(add, 32, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint src = DX;
- uint dst = m68ki_read_32(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(adda, 16, ., d)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + MAKE_INT_16(DY));
- }
- M68KMAKE_OP(adda, 16, ., a)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + MAKE_INT_16(AY));
- }
- M68KMAKE_OP(adda, 16, ., .)
- {
- uint* r_dst = &AX;
- uint src = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + src);
- }
- M68KMAKE_OP(adda, 32, ., d)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + DY);
- }
- M68KMAKE_OP(adda, 32, ., a)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + AY);
- }
- M68KMAKE_OP(adda, 32, ., .)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + M68KMAKE_GET_OPER_AY_32);
- }
- M68KMAKE_OP(addi, 8, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_8();
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(addi, 8, ., .)
- {
- uint src = OPER_I_8();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(addi, 16, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_16();
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(addi, 16, ., .)
- {
- uint src = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint dst = m68ki_read_16(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(addi, 32, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_32();
- uint dst = *r_dst;
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(addi, 32, ., .)
- {
- uint src = OPER_I_32();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint dst = m68ki_read_32(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(addq, 8, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(addq, 8, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(addq, 16, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(addq, 16, ., a)
- {
- uint* r_dst = &AY;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + (((REG_IR >> 9) - 1) & 7) + 1);
- }
- M68KMAKE_OP(addq, 16, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint dst = m68ki_read_16(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(addq, 32, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = *r_dst;
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(addq, 32, ., a)
- {
- uint* r_dst = &AY;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + (((REG_IR >> 9) - 1) & 7) + 1);
- }
- M68KMAKE_OP(addq, 32, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint dst = m68ki_read_32(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(addx, 8, rr, .)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_8(DY);
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- }
- M68KMAKE_OP(addx, 16, rr, .)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(DY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- }
- M68KMAKE_OP(addx, 32, rr, .)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- *r_dst = res;
- }
- M68KMAKE_OP(addx, 8, mm, ax7)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(addx, 8, mm, ay7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(addx, 8, mm, axy7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(addx, 8, mm, .)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(addx, 16, mm, .)
- {
- uint src = OPER_AY_PD_16();
- uint ea = EA_AX_PD_16();
- uint dst = m68ki_read_16(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- m68ki_write_16(ea, res);
- }
- M68KMAKE_OP(addx, 32, mm, .)
- {
- uint src = OPER_AY_PD_32();
- uint ea = EA_AX_PD_32();
- uint dst = m68ki_read_32(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- m68ki_write_32(ea, res);
- }
- M68KMAKE_OP(and, 8, er, d)
- {
- FLAG_Z = MASK_OUT_ABOVE_8(DX &= (DY | 0xffffff00));
- FLAG_N = NFLAG_8(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 8, er, .)
- {
- FLAG_Z = MASK_OUT_ABOVE_8(DX &= (M68KMAKE_GET_OPER_AY_8 | 0xffffff00));
- FLAG_N = NFLAG_8(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 16, er, d)
- {
- FLAG_Z = MASK_OUT_ABOVE_16(DX &= (DY | 0xffff0000));
- FLAG_N = NFLAG_16(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 16, er, .)
- {
- FLAG_Z = MASK_OUT_ABOVE_16(DX &= (M68KMAKE_GET_OPER_AY_16 | 0xffff0000));
- FLAG_N = NFLAG_16(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 32, er, d)
- {
- FLAG_Z = DX &= DY;
- FLAG_N = NFLAG_32(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 32, er, .)
- {
- FLAG_Z = DX &= M68KMAKE_GET_OPER_AY_32;
- FLAG_N = NFLAG_32(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 8, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = DX & m68ki_read_8(ea);
- FLAG_N = NFLAG_8(res);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(and, 16, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = DX & m68ki_read_16(ea);
- FLAG_N = NFLAG_16(res);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(and, 32, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = DX & m68ki_read_32(ea);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- m68ki_write_32(ea, res);
- }
- M68KMAKE_OP(andi, 8, ., d)
- {
- FLAG_Z = MASK_OUT_ABOVE_8(DY &= (OPER_I_8() | 0xffffff00));
- FLAG_N = NFLAG_8(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(andi, 8, ., .)
- {
- uint src = OPER_I_8();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = src & m68ki_read_8(ea);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(andi, 16, ., d)
- {
- FLAG_Z = MASK_OUT_ABOVE_16(DY &= (OPER_I_16() | 0xffff0000));
- FLAG_N = NFLAG_16(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(andi, 16, ., .)
- {
- uint src = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = src & m68ki_read_16(ea);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- m68ki_write_16(ea, res);
- }
- M68KMAKE_OP(andi, 32, ., d)
- {
- FLAG_Z = DY &= (OPER_I_32());
- FLAG_N = NFLAG_32(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(andi, 32, ., .)
- {
- uint src = OPER_I_32();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = src & m68ki_read_32(ea);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- m68ki_write_32(ea, res);
- }
- M68KMAKE_OP(andi, 16, toc, .)
- {
- m68ki_set_ccr(m68ki_get_ccr() & OPER_I_16());
- }
- M68KMAKE_OP(andi, 16, tos, .)
- {
- if(FLAG_S)
- {
- uint src = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_set_sr(m68ki_get_sr() & src);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(asr, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- if(GET_MSB_8(src))
- res |= m68ki_shift_8_table[shift];
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_X = FLAG_C = src << (9-shift);
- }
- M68KMAKE_OP(asr, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- if(GET_MSB_16(src))
- res |= m68ki_shift_16_table[shift];
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_X = FLAG_C = src << (9-shift);
- }
- M68KMAKE_OP(asr, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- if(GET_MSB_32(src))
- res |= m68ki_shift_32_table[shift];
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_X = FLAG_C = src << (9-shift);
- }
- M68KMAKE_OP(asr, 8, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 8)
- {
- if(GET_MSB_8(src))
- res |= m68ki_shift_8_table[shift];
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_X = FLAG_C = src << (9-shift);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- if(GET_MSB_8(src))
- {
- *r_dst |= 0xff;
- FLAG_C = CFLAG_SET;
- FLAG_X = XFLAG_SET;
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffffff00;
- FLAG_C = CFLAG_CLEAR;
- FLAG_X = XFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asr, 16, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 16)
- {
- if(GET_MSB_16(src))
- res |= m68ki_shift_16_table[shift];
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_C = FLAG_X = (src >> (shift - 1))<<8;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- if(GET_MSB_16(src))
- {
- *r_dst |= 0xffff;
- FLAG_C = CFLAG_SET;
- FLAG_X = XFLAG_SET;
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffff0000;
- FLAG_C = CFLAG_CLEAR;
- FLAG_X = XFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asr, 32, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = *r_dst;
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 32)
- {
- if(GET_MSB_32(src))
- res |= m68ki_shift_32_table[shift];
- *r_dst = res;
- FLAG_C = FLAG_X = (src >> (shift - 1))<<8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- if(GET_MSB_32(src))
- {
- *r_dst = 0xffffffff;
- FLAG_C = CFLAG_SET;
- FLAG_X = XFLAG_SET;
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst = 0;
- FLAG_C = CFLAG_CLEAR;
- FLAG_X = XFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asr, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = src >> 1;
- if(GET_MSB_16(src))
- res |= 0x8000;
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = FLAG_X = src << 8;
- }
- M68KMAKE_OP(asl, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = MASK_OUT_ABOVE_8(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_X = FLAG_C = src << shift;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- src &= m68ki_shift_8_table[shift + 1];
- FLAG_V = (!(src == 0 || (src == m68ki_shift_8_table[shift + 1] && shift < 8)))<<7;
- }
- M68KMAKE_OP(asl, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = MASK_OUT_ABOVE_16(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> (8-shift);
- src &= m68ki_shift_16_table[shift + 1];
- FLAG_V = (!(src == 0 || src == m68ki_shift_16_table[shift + 1]))<<7;
- }
- M68KMAKE_OP(asl, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> (24-shift);
- src &= m68ki_shift_32_table[shift + 1];
- FLAG_V = (!(src == 0 || src == m68ki_shift_32_table[shift + 1]))<<7;
- }
- M68KMAKE_OP(asl, 8, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = MASK_OUT_ABOVE_8(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 8)
- {
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_X = FLAG_C = src << shift;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- src &= m68ki_shift_8_table[shift + 1];
- FLAG_V = (!(src == 0 || src == m68ki_shift_8_table[shift + 1]))<<7;
- return;
- }
- *r_dst &= 0xffffff00;
- FLAG_X = FLAG_C = ((shift == 8 ? src & 1 : 0))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = (!(src == 0))<<7;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asl, 16, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = MASK_OUT_ABOVE_16(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 16)
- {
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_X = FLAG_C = (src << shift) >> 8;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- src &= m68ki_shift_16_table[shift + 1];
- FLAG_V = (!(src == 0 || src == m68ki_shift_16_table[shift + 1]))<<7;
- return;
- }
- *r_dst &= 0xffff0000;
- FLAG_X = FLAG_C = ((shift == 16 ? src & 1 : 0))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = (!(src == 0))<<7;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asl, 32, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 32)
- {
- *r_dst = res;
- FLAG_X = FLAG_C = (src >> (32 - shift)) << 8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- src &= m68ki_shift_32_table[shift + 1];
- FLAG_V = (!(src == 0 || src == m68ki_shift_32_table[shift + 1]))<<7;
- return;
- }
- *r_dst = 0;
- FLAG_X = FLAG_C = ((shift == 32 ? src & 1 : 0))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = (!(src == 0))<<7;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asl, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = MASK_OUT_ABOVE_16(src << 1);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> 7;
- src &= 0xc000;
- FLAG_V = (!(src == 0 || src == 0xc000))<<7;
- }
- M68KMAKE_OP(bcc, 8, ., .)
- {
- if(M68KMAKE_CC)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- return;
- }
- USE_CYCLES(CYC_BCC_NOTAKE_B);
- }
- M68KMAKE_OP(bcc, 16, ., .)
- {
- if(M68KMAKE_CC)
- {
- uint offset = OPER_I_16();
- REG_PC -= 2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_16(offset);
- return;
- }
- REG_PC += 2;
- USE_CYCLES(CYC_BCC_NOTAKE_W);
- }
- M68KMAKE_OP(bcc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if(M68KMAKE_CC)
- {
- uint offset = OPER_I_32();
- REG_PC -= 4;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_32(offset);
- return;
- }
- REG_PC += 4;
- return;
- }
- else
- {
- if(M68KMAKE_CC)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- return;
- }
- USE_CYCLES(CYC_BCC_NOTAKE_B);
- }
- }
- M68KMAKE_OP(bchg, 32, r, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (DX & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst ^= mask;
- }
- M68KMAKE_OP(bchg, 8, r, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- uint mask = 1 << (DX & 7);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src ^ mask);
- }
- M68KMAKE_OP(bchg, 32, s, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (OPER_I_8() & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst ^= mask;
- }
- M68KMAKE_OP(bchg, 8, s, .)
- {
- uint mask = 1 << (OPER_I_8() & 7);
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src ^ mask);
- }
- M68KMAKE_OP(bclr, 32, r, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (DX & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst &= ~mask;
- }
- M68KMAKE_OP(bclr, 8, r, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- uint mask = 1 << (DX & 7);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src & ~mask);
- }
- M68KMAKE_OP(bclr, 32, s, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (OPER_I_8() & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst &= ~mask;
- }
- M68KMAKE_OP(bclr, 8, s, .)
- {
- uint mask = 1 << (OPER_I_8() & 7);
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src & ~mask);
- }
- M68KMAKE_OP(bfchg, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint* data = &DY;
- uint64 mask;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- mask = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask = ROR_32(mask, offset);
- FLAG_N = NFLAG_32(*data<<offset);
- FLAG_Z = *data & mask;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *data ^= mask;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfchg, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint mask_base;
- uint data_long;
- uint mask_long;
- uint data_byte = 0;
- uint mask_byte = 0;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- mask_base = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask_long = mask_base >> offset;
- data_long = m68ki_read_32(ea);
- FLAG_N = NFLAG_32(data_long << offset);
- FLAG_Z = data_long & mask_long;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- m68ki_write_32(ea, data_long ^ mask_long);
- if((width + offset) > 32)
- {
- mask_byte = MASK_OUT_ABOVE_8(mask_base);
- data_byte = m68ki_read_8(ea+4);
- FLAG_Z |= (data_byte & mask_byte);
- m68ki_write_8(ea+4, data_byte ^ mask_byte);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfclr, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint* data = &DY;
- uint64 mask;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- mask = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask = ROR_32(mask, offset);
- FLAG_N = NFLAG_32(*data<<offset);
- FLAG_Z = *data & mask;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *data &= ~mask;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfclr, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint mask_base;
- uint data_long;
- uint mask_long;
- uint data_byte = 0;
- uint mask_byte = 0;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- mask_base = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask_long = mask_base >> offset;
- data_long = m68ki_read_32(ea);
- FLAG_N = NFLAG_32(data_long << offset);
- FLAG_Z = data_long & mask_long;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- m68ki_write_32(ea, data_long & ~mask_long);
- if((width + offset) > 32)
- {
- mask_byte = MASK_OUT_ABOVE_8(mask_base);
- data_byte = m68ki_read_8(ea+4);
- FLAG_Z |= (data_byte & mask_byte);
- m68ki_write_8(ea+4, data_byte & ~mask_byte);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfexts, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint64 data = DY;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- data = ROL_32(data, offset);
- FLAG_N = NFLAG_32(data);
- data = MAKE_INT_32(data) >> (32 - width);
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2>>12)&7] = data;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfexts, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint data;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- data = m68ki_read_32(ea);
- data = MASK_OUT_ABOVE_32(data<<offset);
- if((offset+width) > 32)
- data |= (m68ki_read_8(ea+4) << offset) >> 8;
- FLAG_N = NFLAG_32(data);
- data = MAKE_INT_32(data) >> (32 - width);
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2 >> 12) & 7] = data;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfextu, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint64 data = DY;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- data = ROL_32(data, offset);
- FLAG_N = NFLAG_32(data);
- data >>= 32 - width;
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2>>12)&7] = data;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfextu, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint data;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- data = m68ki_read_32(ea);
- data = MASK_OUT_ABOVE_32(data<<offset);
- if((offset+width) > 32)
- data |= (m68ki_read_8(ea+4) << offset) >> 8;
- FLAG_N = NFLAG_32(data);
- data >>= (32 - width);
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2 >> 12) & 7] = data;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfffo, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint64 data = DY;
- uint bit;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- data = ROL_32(data, offset);
- FLAG_N = NFLAG_32(data);
- data >>= 32 - width;
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- for(bit = 1<<(width-1);bit && !(data & bit);bit>>= 1)
- offset++;
- REG_D[(word2>>12)&7] = offset;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfffo, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- sint local_offset;
- uint width = word2;
- uint data;
- uint bit;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- local_offset = offset % 8;
- if(local_offset < 0)
- {
- local_offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- data = m68ki_read_32(ea);
- data = MASK_OUT_ABOVE_32(data<<local_offset);
- if((local_offset+width) > 32)
- data |= (m68ki_read_8(ea+4) << local_offset) >> 8;
- FLAG_N = NFLAG_32(data);
- data >>= (32 - width);
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- for(bit = 1<<(width-1);bit && !(data & bit);bit>>= 1)
- offset++;
- REG_D[(word2>>12)&7] = offset;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfins, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint* data = &DY;
- uint64 mask;
- uint64 insert = REG_D[(word2>>12)&7];
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- mask = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask = ROR_32(mask, offset);
- insert = MASK_OUT_ABOVE_32(insert << (32 - width));
- FLAG_N = NFLAG_32(insert);
- FLAG_Z = insert;
- insert = ROR_32(insert, offset);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *data &= ~mask;
- *data |= insert;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfins, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint insert_base = REG_D[(word2>>12)&7];
- uint insert_long;
- uint insert_byte;
- uint mask_base;
- uint data_long;
- uint mask_long;
- uint data_byte = 0;
- uint mask_byte = 0;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- mask_base = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask_long = mask_base >> offset;
- insert_base = MASK_OUT_ABOVE_32(insert_base << (32 - width));
- FLAG_N = NFLAG_32(insert_base);
- FLAG_Z = insert_base;
- insert_long = insert_base >> offset;
- data_long = m68ki_read_32(ea);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- m68ki_write_32(ea, (data_long & ~mask_long) | insert_long);
- if((width + offset) > 32)
- {
- mask_byte = MASK_OUT_ABOVE_8(mask_base);
- insert_byte = MASK_OUT_ABOVE_8(insert_base);
- data_byte = m68ki_read_8(ea+4);
- FLAG_Z |= (data_byte & mask_byte);
- m68ki_write_8(ea+4, (data_byte & ~mask_byte) | insert_byte);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfset, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint* data = &DY;
- uint64 mask;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- mask = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask = ROR_32(mask, offset);
- FLAG_N = NFLAG_32(*data<<offset);
- FLAG_Z = *data & mask;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *data |= mask;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfset, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint mask_base;
- uint data_long;
- uint mask_long;
- uint data_byte = 0;
- uint mask_byte = 0;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- mask_base = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask_long = mask_base >> offset;
- data_long = m68ki_read_32(ea);
- FLAG_N = NFLAG_32(data_long << offset);
- FLAG_Z = data_long & mask_long;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- m68ki_write_32(ea, data_long | mask_long);
- if((width + offset) > 32)
- {
- mask_byte = MASK_OUT_ABOVE_8(mask_base);
- data_byte = m68ki_read_8(ea+4);
- FLAG_Z |= (data_byte & mask_byte);
- m68ki_write_8(ea+4, data_byte | mask_byte);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bftst, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint* data = &DY;
- uint64 mask;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- mask = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask = ROR_32(mask, offset);
- FLAG_N = NFLAG_32(*data<<offset);
- FLAG_Z = *data & mask;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bftst, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint mask_base;
- uint data_long;
- uint mask_long;
- uint data_byte = 0;
- uint mask_byte = 0;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- mask_base = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask_long = mask_base >> offset;
- data_long = m68ki_read_32(ea);
- FLAG_N = ((data_long & (0x80000000 >> offset))<<offset)>>24;
- FLAG_Z = data_long & mask_long;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- if((width + offset) > 32)
- {
- mask_byte = MASK_OUT_ABOVE_8(mask_base);
- data_byte = m68ki_read_8(ea+4);
- FLAG_Z |= (data_byte & mask_byte);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bkpt, 0, ., .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- m68ki_bkpt_ack(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE) ? REG_IR & 7 : 0); /* auto-disable (see m68kcpu.h) */
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bra, 8, ., .)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- if(REG_PC == REG_PPC)
- USE_ALL_CYCLES();
- }
- M68KMAKE_OP(bra, 16, ., .)
- {
- uint offset = OPER_I_16();
- REG_PC -= 2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_16(offset);
- if(REG_PC == REG_PPC)
- USE_ALL_CYCLES();
- }
- M68KMAKE_OP(bra, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint offset = OPER_I_32();
- REG_PC -= 4;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_32(offset);
- if(REG_PC == REG_PPC)
- USE_ALL_CYCLES();
- return;
- }
- else
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- if(REG_PC == REG_PPC)
- USE_ALL_CYCLES();
- }
- }
- M68KMAKE_OP(bset, 32, r, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (DX & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst |= mask;
- }
- M68KMAKE_OP(bset, 8, r, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- uint mask = 1 << (DX & 7);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src | mask);
- }
- M68KMAKE_OP(bset, 32, s, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (OPER_I_8() & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst |= mask;
- }
- M68KMAKE_OP(bset, 8, s, .)
- {
- uint mask = 1 << (OPER_I_8() & 7);
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src | mask);
- }
- M68KMAKE_OP(bsr, 8, ., .)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_push_32(REG_PC);
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- }
- M68KMAKE_OP(bsr, 16, ., .)
- {
- uint offset = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_push_32(REG_PC);
- REG_PC -= 2;
- m68ki_branch_16(offset);
- }
- M68KMAKE_OP(bsr, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint offset = OPER_I_32();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_push_32(REG_PC);
- REG_PC -= 4;
- m68ki_branch_32(offset);
- return;
- }
- else
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_push_32(REG_PC);
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- }
- }
- M68KMAKE_OP(btst, 32, r, d)
- {
- FLAG_Z = DY & (1 << (DX & 0x1f));
- }
- M68KMAKE_OP(btst, 8, r, .)
- {
- FLAG_Z = M68KMAKE_GET_OPER_AY_8 & (1 << (DX & 7));
- }
- M68KMAKE_OP(btst, 32, s, d)
- {
- FLAG_Z = DY & (1 << (OPER_I_8() & 0x1f));
- }
- M68KMAKE_OP(btst, 8, s, .)
- {
- uint bit = OPER_I_8() & 7;
- FLAG_Z = M68KMAKE_GET_OPER_AY_8 & (1 << bit);
- }
- M68KMAKE_OP(callm, 32, ., .)
- {
- /* note: watch out for pcrelative modes */
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- REG_PC += 2;
- (void)ea; /* just to avoid an 'unused variable' warning */
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cas, 8, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dest = m68ki_read_8(ea);
- uint* compare = ®_D[word2 & 7];
- uint res = dest - MASK_OUT_ABOVE_8(*compare);
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(*compare, dest, res);
- FLAG_C = CFLAG_8(res);
- if(COND_NE())
- *compare = MASK_OUT_BELOW_8(*compare) | dest;
- else
- {
- USE_CYCLES(3);
- m68ki_write_8(ea, MASK_OUT_ABOVE_8(REG_D[(word2 >> 6) & 7]));
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cas, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint dest = m68ki_read_16(ea);
- uint* compare = ®_D[word2 & 7];
- uint res = dest - MASK_OUT_ABOVE_16(*compare);
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(*compare, dest, res);
- FLAG_C = CFLAG_16(res);
- if(COND_NE())
- *compare = MASK_OUT_BELOW_16(*compare) | dest;
- else
- {
- USE_CYCLES(3);
- m68ki_write_16(ea, MASK_OUT_ABOVE_16(REG_D[(word2 >> 6) & 7]));
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cas, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint dest = m68ki_read_32(ea);
- uint* compare = ®_D[word2 & 7];
- uint res = dest - *compare;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(*compare, dest, res);
- FLAG_C = CFLAG_SUB_32(*compare, dest, res);
- if(COND_NE())
- *compare = dest;
- else
- {
- USE_CYCLES(3);
- m68ki_write_32(ea, REG_D[(word2 >> 6) & 7]);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cas2, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_32();
- uint* compare1 = ®_D[(word2 >> 16) & 7];
- uint ea1 = REG_DA[(word2 >> 28) & 15];
- uint dest1 = m68ki_read_16(ea1);
- uint res1 = dest1 - MASK_OUT_ABOVE_16(*compare1);
- uint* compare2 = ®_D[word2 & 7];
- uint ea2 = REG_DA[(word2 >> 12) & 15];
- uint dest2 = m68ki_read_16(ea2);
- uint res2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_16(res1);
- FLAG_Z = MASK_OUT_ABOVE_16(res1);
- FLAG_V = VFLAG_SUB_16(*compare1, dest1, res1);
- FLAG_C = CFLAG_16(res1);
- if(COND_EQ())
- {
- res2 = dest2 - MASK_OUT_ABOVE_16(*compare2);
- FLAG_N = NFLAG_16(res2);
- FLAG_Z = MASK_OUT_ABOVE_16(res2);
- FLAG_V = VFLAG_SUB_16(*compare2, dest2, res2);
- FLAG_C = CFLAG_16(res2);
- if(COND_EQ())
- {
- USE_CYCLES(3);
- m68ki_write_16(ea1, REG_D[(word2 >> 22) & 7]);
- m68ki_write_16(ea2, REG_D[(word2 >> 6) & 7]);
- return;
- }
- }
- *compare1 = BIT_1F(word2) ? MAKE_INT_16(dest1) : MASK_OUT_BELOW_16(*compare1) | dest1;
- *compare2 = BIT_F(word2) ? MAKE_INT_16(dest2) : MASK_OUT_BELOW_16(*compare2) | dest2;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cas2, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_32();
- uint* compare1 = ®_D[(word2 >> 16) & 7];
- uint ea1 = REG_DA[(word2 >> 28) & 15];
- uint dest1 = m68ki_read_32(ea1);
- uint res1 = dest1 - *compare1;
- uint* compare2 = ®_D[word2 & 7];
- uint ea2 = REG_DA[(word2 >> 12) & 15];
- uint dest2 = m68ki_read_32(ea2);
- uint res2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_32(res1);
- FLAG_Z = MASK_OUT_ABOVE_32(res1);
- FLAG_V = VFLAG_SUB_32(*compare1, dest1, res1);
- FLAG_C = CFLAG_SUB_32(*compare1, dest1, res1);
- if(COND_EQ())
- {
- res2 = dest2 - *compare2;
- FLAG_N = NFLAG_32(res2);
- FLAG_Z = MASK_OUT_ABOVE_32(res2);
- FLAG_V = VFLAG_SUB_32(*compare2, dest2, res2);
- FLAG_C = CFLAG_SUB_32(*compare2, dest2, res2);
- if(COND_EQ())
- {
- USE_CYCLES(3);
- m68ki_write_32(ea1, REG_D[(word2 >> 22) & 7]);
- m68ki_write_32(ea2, REG_D[(word2 >> 6) & 7]);
- return;
- }
- }
- *compare1 = dest1;
- *compare2 = dest2;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk, 16, ., d)
- {
- sint src = MAKE_INT_16(DX);
- sint bound = MAKE_INT_16(DY);
- FLAG_Z = ZFLAG_16(src); /* Undocumented */
- FLAG_V = VFLAG_CLEAR; /* Undocumented */
- FLAG_C = CFLAG_CLEAR; /* Undocumented */
- if(src >= 0 && src <= bound)
- {
- return;
- }
- FLAG_N = (src < 0)<<7;
- m68ki_exception_trap(EXCEPTION_CHK);
- }
- M68KMAKE_OP(chk, 16, ., .)
- {
- sint src = MAKE_INT_16(DX);
- sint bound = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- FLAG_Z = ZFLAG_16(src); /* Undocumented */
- FLAG_V = VFLAG_CLEAR; /* Undocumented */
- FLAG_C = CFLAG_CLEAR; /* Undocumented */
- if(src >= 0 && src <= bound)
- {
- return;
- }
- FLAG_N = (src < 0)<<7;
- m68ki_exception_trap(EXCEPTION_CHK);
- }
- M68KMAKE_OP(chk, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- sint src = MAKE_INT_32(DX);
- sint bound = MAKE_INT_32(DY);
- FLAG_Z = ZFLAG_32(src); /* Undocumented */
- FLAG_V = VFLAG_CLEAR; /* Undocumented */
- FLAG_C = CFLAG_CLEAR; /* Undocumented */
- if(src >= 0 && src <= bound)
- {
- return;
- }
- FLAG_N = (src < 0)<<7;
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- sint src = MAKE_INT_32(DX);
- sint bound = MAKE_INT_32(M68KMAKE_GET_OPER_AY_32);
- FLAG_Z = ZFLAG_32(src); /* Undocumented */
- FLAG_V = VFLAG_CLEAR; /* Undocumented */
- FLAG_C = CFLAG_CLEAR; /* Undocumented */
- if(src >= 0 && src <= bound)
- {
- return;
- }
- FLAG_N = (src < 0)<<7;
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 8, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xff;
- uint ea = EA_PCDI_8();
- uint lower_bound = m68ki_read_pcrel_8(ea);
- uint upper_bound = m68ki_read_pcrel_8(ea + 1);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_8(compare) - MAKE_INT_8(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 8, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xff;
- uint ea = EA_PCIX_8();
- uint lower_bound = m68ki_read_pcrel_8(ea);
- uint upper_bound = m68ki_read_pcrel_8(ea + 1);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_8(compare) - MAKE_INT_8(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 8, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xff;
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint lower_bound = m68ki_read_8(ea);
- uint upper_bound = m68ki_read_8(ea + 1);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_8(compare) - MAKE_INT_8(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 16, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xffff;
- uint ea = EA_PCDI_16();
- uint lower_bound = m68ki_read_pcrel_16(ea);
- uint upper_bound = m68ki_read_pcrel_16(ea + 2);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(compare) - MAKE_INT_16(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(upper_bound) - MAKE_INT_16(compare);
- else
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 16, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xffff;
- uint ea = EA_PCIX_16();
- uint lower_bound = m68ki_read_pcrel_16(ea);
- uint upper_bound = m68ki_read_pcrel_16(ea + 2);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(compare) - MAKE_INT_16(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(upper_bound) - MAKE_INT_16(compare);
- else
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xffff;
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint lower_bound = m68ki_read_16(ea);
- uint upper_bound = m68ki_read_16(ea + 2);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(compare) - MAKE_INT_16(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(upper_bound) - MAKE_INT_16(compare);
- else
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 32, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15];
- uint ea = EA_PCDI_32();
- uint lower_bound = m68ki_read_pcrel_32(ea);
- uint upper_bound = m68ki_read_pcrel_32(ea + 4);
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_SUB_32(lower_bound, compare, FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_SUB_32(compare, upper_bound, FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 32, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15];
- uint ea = EA_PCIX_32();
- uint lower_bound = m68ki_read_pcrel_32(ea);
- uint upper_bound = m68ki_read_pcrel_32(ea + 4);
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_SUB_32(lower_bound, compare, FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_SUB_32(compare, upper_bound, FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15];
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint lower_bound = m68ki_read_32(ea);
- uint upper_bound = m68ki_read_32(ea + 4);
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_SUB_32(lower_bound, compare, FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_SUB_32(compare, upper_bound, FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(clr, 8, ., d)
- {
- DY &= 0xffffff00;
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(clr, 8, ., .)
- {
- m68ki_write_8(M68KMAKE_GET_EA_AY_8, 0);
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(clr, 16, ., d)
- {
- DY &= 0xffff0000;
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(clr, 16, ., .)
- {
- m68ki_write_16(M68KMAKE_GET_EA_AY_16, 0);
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(clr, 32, ., d)
- {
- DY = 0;
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(clr, 32, ., .)
- {
- m68ki_write_32(M68KMAKE_GET_EA_AY_32, 0);
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(cmp, 8, ., d)
- {
- uint src = MASK_OUT_ABOVE_8(DY);
- uint dst = MASK_OUT_ABOVE_8(DX);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmp, 8, ., .)
- {
- uint src = M68KMAKE_GET_OPER_AY_8;
- uint dst = MASK_OUT_ABOVE_8(DX);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmp, 16, ., d)
- {
- uint src = MASK_OUT_ABOVE_16(DY);
- uint dst = MASK_OUT_ABOVE_16(DX);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmp, 16, ., a)
- {
- uint src = MASK_OUT_ABOVE_16(AY);
- uint dst = MASK_OUT_ABOVE_16(DX);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmp, 16, ., .)
- {
- uint src = M68KMAKE_GET_OPER_AY_16;
- uint dst = MASK_OUT_ABOVE_16(DX);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmp, 32, ., d)
- {
- uint src = DY;
- uint dst = DX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmp, 32, ., a)
- {
- uint src = AY;
- uint dst = DX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmp, 32, ., .)
- {
- uint src = M68KMAKE_GET_OPER_AY_32;
- uint dst = DX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 16, ., d)
- {
- uint src = MAKE_INT_16(DY);
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 16, ., a)
- {
- uint src = MAKE_INT_16(AY);
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 16, ., .)
- {
- uint src = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 32, ., d)
- {
- uint src = DY;
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 32, ., a)
- {
- uint src = AY;
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 32, ., .)
- {
- uint src = M68KMAKE_GET_OPER_AY_32;
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpi, 8, ., d)
- {
- uint src = OPER_I_8();
- uint dst = MASK_OUT_ABOVE_8(DY);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpi, 8, ., .)
- {
- uint src = OPER_I_8();
- uint dst = M68KMAKE_GET_OPER_AY_8;
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpi, 8, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_8();
- uint dst = OPER_PCDI_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpi, 8, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_8();
- uint dst = OPER_PCIX_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpi, 16, ., d)
- {
- uint src = OPER_I_16();
- uint dst = MASK_OUT_ABOVE_16(DY);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmpi, 16, ., .)
- {
- uint src = OPER_I_16();
- uint dst = M68KMAKE_GET_OPER_AY_16;
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmpi, 16, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_16();
- uint dst = OPER_PCDI_16();
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpi, 16, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_16();
- uint dst = OPER_PCIX_16();
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpi, 32, ., d)
- {
- uint src = OPER_I_32();
- uint dst = DY;
- uint res = dst - src;
- m68ki_cmpild_callback(src, REG_IR & 7); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpi, 32, ., .)
- {
- uint src = OPER_I_32();
- uint dst = M68KMAKE_GET_OPER_AY_32;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpi, 32, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_32();
- uint dst = OPER_PCDI_32();
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpi, 32, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_32();
- uint dst = OPER_PCIX_32();
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpm, 8, ., ax7)
- {
- uint src = OPER_AY_PI_8();
- uint dst = OPER_A7_PI_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpm, 8, ., ay7)
- {
- uint src = OPER_A7_PI_8();
- uint dst = OPER_AX_PI_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpm, 8, ., axy7)
- {
- uint src = OPER_A7_PI_8();
- uint dst = OPER_A7_PI_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpm, 8, ., .)
- {
- uint src = OPER_AY_PI_8();
- uint dst = OPER_AX_PI_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpm, 16, ., .)
- {
- uint src = OPER_AY_PI_16();
- uint dst = OPER_AX_PI_16();
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmpm, 32, ., .)
- {
- uint src = OPER_AY_PI_32();
- uint dst = OPER_AX_PI_32();
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cpbcc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(cpdbcc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(cpgen, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(cpscc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(cptrapcc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(dbt, 16, ., .)
- {
- REG_PC += 2;
- }
- M68KMAKE_OP(dbf, 16, ., .)
- {
- uint* r_dst = &DY;
- uint res = MASK_OUT_ABOVE_16(*r_dst - 1);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- if(res != 0xffff)
- {
- uint offset = OPER_I_16();
- REG_PC -= 2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_16(offset);
- USE_CYCLES(CYC_DBCC_F_NOEXP);
- return;
- }
- REG_PC += 2;
- USE_CYCLES(CYC_DBCC_F_EXP);
- }
- M68KMAKE_OP(dbcc, 16, ., .)
- {
- if(M68KMAKE_NOT_CC)
- {
- uint* r_dst = &DY;
- uint res = MASK_OUT_ABOVE_16(*r_dst - 1);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- if(res != 0xffff)
- {
- uint offset = OPER_I_16();
- REG_PC -= 2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_16(offset);
- USE_CYCLES(CYC_DBCC_F_NOEXP);
- return;
- }
- REG_PC += 2;
- USE_CYCLES(CYC_DBCC_F_EXP);
- return;
- }
- REG_PC += 2;
- }
- M68KMAKE_OP(divs, 16, ., d)
- {
- uint* r_dst = &DX;
- sint src = MAKE_INT_16(DY);
- sint quotient;
- sint remainder;
- if(src != 0)
- {
- if((uint32)*r_dst == 0x80000000 && src == -1)
- {
- FLAG_Z = 0;
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = 0;
- return;
- }
- quotient = MAKE_INT_32(*r_dst) / src;
- remainder = MAKE_INT_32(*r_dst) % src;
- if(quotient == MAKE_INT_16(quotient))
- {
- FLAG_Z = quotient;
- FLAG_N = NFLAG_16(quotient);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = MASK_OUT_ABOVE_32(MASK_OUT_ABOVE_16(quotient) | (remainder << 16));
- return;
- }
- FLAG_V = VFLAG_SET;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- }
- M68KMAKE_OP(divs, 16, ., .)
- {
- uint* r_dst = &DX;
- sint src = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- sint quotient;
- sint remainder;
- if(src != 0)
- {
- if((uint32)*r_dst == 0x80000000 && src == -1)
- {
- FLAG_Z = 0;
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = 0;
- return;
- }
- quotient = MAKE_INT_32(*r_dst) / src;
- remainder = MAKE_INT_32(*r_dst) % src;
- if(quotient == MAKE_INT_16(quotient))
- {
- FLAG_Z = quotient;
- FLAG_N = NFLAG_16(quotient);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = MASK_OUT_ABOVE_32(MASK_OUT_ABOVE_16(quotient) | (remainder << 16));
- return;
- }
- FLAG_V = VFLAG_SET;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- }
- M68KMAKE_OP(divu, 16, ., d)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(DY);
- if(src != 0)
- {
- uint quotient = *r_dst / src;
- uint remainder = *r_dst % src;
- if(quotient < 0x10000)
- {
- FLAG_Z = quotient;
- FLAG_N = NFLAG_16(quotient);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = MASK_OUT_ABOVE_32(MASK_OUT_ABOVE_16(quotient) | (remainder << 16));
- return;
- }
- FLAG_V = VFLAG_SET;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- }
- M68KMAKE_OP(divu, 16, ., .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_16;
- if(src != 0)
- {
- uint quotient = *r_dst / src;
- uint remainder = *r_dst % src;
- if(quotient < 0x10000)
- {
- FLAG_Z = quotient;
- FLAG_N = NFLAG_16(quotient);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = MASK_OUT_ABOVE_32(MASK_OUT_ABOVE_16(quotient) | (remainder << 16));
- return;
- }
- FLAG_V = VFLAG_SET;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- }
- M68KMAKE_OP(divl, 32, ., d)
- {
- #if M68K_USE_64_BIT
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint64 divisor = DY;
- uint64 dividend = 0;
- uint64 quotient = 0;
- uint64 remainder = 0;
- if(divisor != 0)
- {
- if(BIT_A(word2)) /* 64 bit */
- {
- dividend = REG_D[word2 & 7];
- dividend <<= 32;
- dividend |= REG_D[(word2 >> 12) & 7];
- if(BIT_B(word2)) /* signed */
- {
- quotient = (uint64)((sint64)dividend / (sint64)((sint32)divisor));
- remainder = (uint64)((sint64)dividend % (sint64)((sint32)divisor));
- if((sint64)quotient != (sint64)((sint32)quotient))
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- }
- else /* unsigned */
- {
- quotient = dividend / divisor;
- if(quotient > 0xffffffff)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- remainder = dividend % divisor;
- }
- }
- else /* 32 bit */
- {
- dividend = REG_D[(word2 >> 12) & 7];
- if(BIT_B(word2)) /* signed */
- {
- quotient = (uint64)((sint64)((sint32)dividend) / (sint64)((sint32)divisor));
- remainder = (uint64)((sint64)((sint32)dividend) % (sint64)((sint32)divisor));
- }
- else /* unsigned */
- {
- quotient = dividend / divisor;
- remainder = dividend % divisor;
- }
- }
- REG_D[word2 & 7] = remainder;
- REG_D[(word2 >> 12) & 7] = quotient;
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- return;
- }
- m68ki_exception_illegal();
- #else
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint divisor = DY;
- uint dividend_hi = REG_D[word2 & 7];
- uint dividend_lo = REG_D[(word2 >> 12) & 7];
- uint quotient = 0;
- uint remainder = 0;
- uint dividend_neg = 0;
- uint divisor_neg = 0;
- sint i;
- uint overflow;
- if(divisor != 0)
- {
- /* quad / long : long quotient, long remainder */
- if(BIT_A(word2))
- {
- if(BIT_B(word2)) /* signed */
- {
- /* special case in signed divide */
- if(dividend_hi == 0 && dividend_lo == 0x80000000 && divisor == 0xffffffff)
- {
- REG_D[word2 & 7] = 0;
- REG_D[(word2 >> 12) & 7] = 0x80000000;
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- if(GET_MSB_32(dividend_hi))
- {
- dividend_neg = 1;
- dividend_hi = (uint)MASK_OUT_ABOVE_32((-(sint)dividend_hi) - (dividend_lo != 0));
- dividend_lo = (uint)MASK_OUT_ABOVE_32(-(sint)dividend_lo);
- }
- if(GET_MSB_32(divisor))
- {
- divisor_neg = 1;
- divisor = (uint)MASK_OUT_ABOVE_32(-(sint)divisor);
- }
- }
- /* if the upper long is greater than the divisor, we're overflowing. */
- if(dividend_hi >= divisor)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- for(i = 31; i >= 0; i--)
- {
- quotient <<= 1;
- remainder = (remainder << 1) + ((dividend_hi >> i) & 1);
- if(remainder >= divisor)
- {
- remainder -= divisor;
- quotient++;
- }
- }
- for(i = 31; i >= 0; i--)
- {
- quotient <<= 1;
- overflow = GET_MSB_32(remainder);
- remainder = (remainder << 1) + ((dividend_lo >> i) & 1);
- if(remainder >= divisor || overflow)
- {
- remainder -= divisor;
- quotient++;
- }
- }
- if(BIT_B(word2)) /* signed */
- {
- if(quotient > 0x7fffffff)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- if(dividend_neg)
- {
- remainder = (uint)MASK_OUT_ABOVE_32(-(sint)remainder);
- quotient = (uint)MASK_OUT_ABOVE_32(-(sint)quotient);
- }
- if(divisor_neg)
- quotient = (uint)MASK_OUT_ABOVE_32(-(sint)quotient);
- }
- REG_D[word2 & 7] = remainder;
- REG_D[(word2 >> 12) & 7] = quotient;
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- /* long / long: long quotient, maybe long remainder */
- if(BIT_B(word2)) /* signed */
- {
- /* Special case in divide */
- if(dividend_lo == 0x80000000 && divisor == 0xffffffff)
- {
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2 >> 12) & 7] = 0x80000000;
- REG_D[word2 & 7] = 0;
- return;
- }
- REG_D[word2 & 7] = MAKE_INT_32(dividend_lo) % MAKE_INT_32(divisor);
- quotient = REG_D[(word2 >> 12) & 7] = MAKE_INT_32(dividend_lo) / MAKE_INT_32(divisor);
- }
- else
- {
- REG_D[word2 & 7] = MASK_OUT_ABOVE_32(dividend_lo) % MASK_OUT_ABOVE_32(divisor);
- quotient = REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(dividend_lo) / MASK_OUT_ABOVE_32(divisor);
- }
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- return;
- }
- m68ki_exception_illegal();
- #endif
- }
- M68KMAKE_OP(divl, 32, ., .)
- {
- #if M68K_USE_64_BIT
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint64 divisor = M68KMAKE_GET_OPER_AY_32;
- uint64 dividend = 0;
- uint64 quotient = 0;
- uint64 remainder = 0;
- if(divisor != 0)
- {
- if(BIT_A(word2)) /* 64 bit */
- {
- dividend = REG_D[word2 & 7];
- dividend <<= 32;
- dividend |= REG_D[(word2 >> 12) & 7];
- if(BIT_B(word2)) /* signed */
- {
- quotient = (uint64)((sint64)dividend / (sint64)((sint32)divisor));
- remainder = (uint64)((sint64)dividend % (sint64)((sint32)divisor));
- if((sint64)quotient != (sint64)((sint32)quotient))
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- }
- else /* unsigned */
- {
- quotient = dividend / divisor;
- if(quotient > 0xffffffff)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- remainder = dividend % divisor;
- }
- }
- else /* 32 bit */
- {
- dividend = REG_D[(word2 >> 12) & 7];
- if(BIT_B(word2)) /* signed */
- {
- quotient = (uint64)((sint64)((sint32)dividend) / (sint64)((sint32)divisor));
- remainder = (uint64)((sint64)((sint32)dividend) % (sint64)((sint32)divisor));
- }
- else /* unsigned */
- {
- quotient = dividend / divisor;
- remainder = dividend % divisor;
- }
- }
- REG_D[word2 & 7] = remainder;
- REG_D[(word2 >> 12) & 7] = quotient;
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- return;
- }
- m68ki_exception_illegal();
- #else
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint divisor = M68KMAKE_GET_OPER_AY_32;
- uint dividend_hi = REG_D[word2 & 7];
- uint dividend_lo = REG_D[(word2 >> 12) & 7];
- uint quotient = 0;
- uint remainder = 0;
- uint dividend_neg = 0;
- uint divisor_neg = 0;
- sint i;
- uint overflow;
- if(divisor != 0)
- {
- /* quad / long : long quotient, long remainder */
- if(BIT_A(word2))
- {
- if(BIT_B(word2)) /* signed */
- {
- /* special case in signed divide */
- if(dividend_hi == 0 && dividend_lo == 0x80000000 && divisor == 0xffffffff)
- {
- REG_D[word2 & 7] = 0;
- REG_D[(word2 >> 12) & 7] = 0x80000000;
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- if(GET_MSB_32(dividend_hi))
- {
- dividend_neg = 1;
- dividend_hi = (uint)MASK_OUT_ABOVE_32((-(sint)dividend_hi) - (dividend_lo != 0));
- dividend_lo = (uint)MASK_OUT_ABOVE_32(-(sint)dividend_lo);
- }
- if(GET_MSB_32(divisor))
- {
- divisor_neg = 1;
- divisor = (uint)MASK_OUT_ABOVE_32(-(sint)divisor);
- }
- }
- /* if the upper long is greater than the divisor, we're overflowing. */
- if(dividend_hi >= divisor)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- for(i = 31; i >= 0; i--)
- {
- quotient <<= 1;
- remainder = (remainder << 1) + ((dividend_hi >> i) & 1);
- if(remainder >= divisor)
- {
- remainder -= divisor;
- quotient++;
- }
- }
- for(i = 31; i >= 0; i--)
- {
- quotient <<= 1;
- overflow = GET_MSB_32(remainder);
- remainder = (remainder << 1) + ((dividend_lo >> i) & 1);
- if(remainder >= divisor || overflow)
- {
- remainder -= divisor;
- quotient++;
- }
- }
- if(BIT_B(word2)) /* signed */
- {
- if(quotient > 0x7fffffff)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- if(dividend_neg)
- {
- remainder = (uint)MASK_OUT_ABOVE_32(-(sint)remainder);
- quotient = (uint)MASK_OUT_ABOVE_32(-(sint)quotient);
- }
- if(divisor_neg)
- quotient = (uint)MASK_OUT_ABOVE_32(-(sint)quotient);
- }
- REG_D[word2 & 7] = remainder;
- REG_D[(word2 >> 12) & 7] = quotient;
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- /* long / long: long quotient, maybe long remainder */
- if(BIT_B(word2)) /* signed */
- {
- /* Special case in divide */
- if(dividend_lo == 0x80000000 && divisor == 0xffffffff)
- {
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2 >> 12) & 7] = 0x80000000;
- REG_D[word2 & 7] = 0;
- return;
- }
- REG_D[word2 & 7] = MAKE_INT_32(dividend_lo) % MAKE_INT_32(divisor);
- quotient = REG_D[(word2 >> 12) & 7] = MAKE_INT_32(dividend_lo) / MAKE_INT_32(divisor);
- }
- else
- {
- REG_D[word2 & 7] = MASK_OUT_ABOVE_32(dividend_lo) % MASK_OUT_ABOVE_32(divisor);
- quotient = REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(dividend_lo) / MASK_OUT_ABOVE_32(divisor);
- }
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- return;
- }
- m68ki_exception_illegal();
- #endif
- }
- M68KMAKE_OP(eor, 8, ., d)
- {
- uint res = MASK_OUT_ABOVE_8(DY ^= MASK_OUT_ABOVE_8(DX));
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eor, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = MASK_OUT_ABOVE_8(DX ^ m68ki_read_8(ea));
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eor, 16, ., d)
- {
- uint res = MASK_OUT_ABOVE_16(DY ^= MASK_OUT_ABOVE_16(DX));
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eor, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = MASK_OUT_ABOVE_16(DX ^ m68ki_read_16(ea));
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eor, 32, ., d)
- {
- uint res = DY ^= DX;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eor, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = DX ^ m68ki_read_32(ea);
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 8, ., d)
- {
- uint res = MASK_OUT_ABOVE_8(DY ^= OPER_I_8());
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 8, ., .)
- {
- uint src = OPER_I_8();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = src ^ m68ki_read_8(ea);
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 16, ., d)
- {
- uint res = MASK_OUT_ABOVE_16(DY ^= OPER_I_16());
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 16, ., .)
- {
- uint src = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = src ^ m68ki_read_16(ea);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 32, ., d)
- {
- uint res = DY ^= OPER_I_32();
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 32, ., .)
- {
- uint src = OPER_I_32();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = src ^ m68ki_read_32(ea);
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 16, toc, .)
- {
- m68ki_set_ccr(m68ki_get_ccr() ^ OPER_I_16());
- }
- M68KMAKE_OP(eori, 16, tos, .)
- {
- if(FLAG_S)
- {
- uint src = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_set_sr(m68ki_get_sr() ^ src);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(exg, 32, dd, .)
- {
- uint* reg_a = &DX;
- uint* reg_b = &DY;
- uint tmp = *reg_a;
- *reg_a = *reg_b;
- *reg_b = tmp;
- }
- M68KMAKE_OP(exg, 32, aa, .)
- {
- uint* reg_a = &AX;
- uint* reg_b = &AY;
- uint tmp = *reg_a;
- *reg_a = *reg_b;
- *reg_b = tmp;
- }
- M68KMAKE_OP(exg, 32, da, .)
- {
- uint* reg_a = &DX;
- uint* reg_b = &AY;
- uint tmp = *reg_a;
- *reg_a = *reg_b;
- *reg_b = tmp;
- }
- M68KMAKE_OP(ext, 16, ., .)
- {
- uint* r_dst = &DY;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | MASK_OUT_ABOVE_8(*r_dst) | (GET_MSB_8(*r_dst) ? 0xff00 : 0);
- FLAG_N = NFLAG_16(*r_dst);
- FLAG_Z = MASK_OUT_ABOVE_16(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(ext, 32, ., .)
- {
- uint* r_dst = &DY;
- *r_dst = MASK_OUT_ABOVE_16(*r_dst) | (GET_MSB_16(*r_dst) ? 0xffff0000 : 0);
- FLAG_N = NFLAG_32(*r_dst);
- FLAG_Z = *r_dst;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(extb, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint* r_dst = &DY;
- *r_dst = MASK_OUT_ABOVE_8(*r_dst) | (GET_MSB_8(*r_dst) ? 0xffffff00 : 0);
- FLAG_N = NFLAG_32(*r_dst);
- FLAG_Z = *r_dst;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(illegal, 0, ., .)
- {
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(jmp, 32, ., .)
- {
- m68ki_jump(M68KMAKE_GET_EA_AY_32);
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- if(REG_PC == REG_PPC)
- USE_ALL_CYCLES();
- }
- M68KMAKE_OP(jsr, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_push_32(REG_PC);
- m68ki_jump(ea);
- }
- M68KMAKE_OP(lea, 32, ., .)
- {
- AX = M68KMAKE_GET_EA_AY_32;
- }
- M68KMAKE_OP(link, 16, ., a7)
- {
- REG_A[7] -= 4;
- m68ki_write_32(REG_A[7], REG_A[7]);
- REG_A[7] = MASK_OUT_ABOVE_32(REG_A[7] + MAKE_INT_16(OPER_I_16()));
- }
- M68KMAKE_OP(link, 16, ., .)
- {
- uint* r_dst = &AY;
- m68ki_push_32(*r_dst);
- *r_dst = REG_A[7];
- REG_A[7] = MASK_OUT_ABOVE_32(REG_A[7] + MAKE_INT_16(OPER_I_16()));
- }
- M68KMAKE_OP(link, 32, ., a7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_A[7] -= 4;
- m68ki_write_32(REG_A[7], REG_A[7]);
- REG_A[7] = MASK_OUT_ABOVE_32(REG_A[7] + OPER_I_32());
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(link, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint* r_dst = &AY;
- m68ki_push_32(*r_dst);
- *r_dst = REG_A[7];
- REG_A[7] = MASK_OUT_ABOVE_32(REG_A[7] + OPER_I_32());
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(lsr, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_X = FLAG_C = src << (9-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_X = FLAG_C = src << (9-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_X = FLAG_C = src << (9-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 8, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift <= 8)
- {
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_X = FLAG_C = src << (9-shift);
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffffff00;
- FLAG_X = XFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 16, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift <= 16)
- {
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_C = FLAG_X = (src >> (shift - 1))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffff0000;
- FLAG_X = XFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 32, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = *r_dst;
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 32)
- {
- *r_dst = res;
- FLAG_C = FLAG_X = (src >> (shift - 1))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst = 0;
- FLAG_X = FLAG_C = (shift == 32 ? GET_MSB_32(src)>>23 : 0);
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = src >> 1;
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_C = FLAG_X = src << 8;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = MASK_OUT_ABOVE_8(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src << shift;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = MASK_OUT_ABOVE_16(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> (8-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> (24-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 8, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = MASK_OUT_ABOVE_8(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift <= 8)
- {
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_X = FLAG_C = src << shift;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffffff00;
- FLAG_X = XFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 16, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = MASK_OUT_ABOVE_16(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift <= 16)
- {
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_X = FLAG_C = (src << shift) >> 8;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffff0000;
- FLAG_X = XFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 32, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 32)
- {
- *r_dst = res;
- FLAG_X = FLAG_C = (src >> (32 - shift)) << 8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst = 0;
- FLAG_X = FLAG_C = ((shift == 32 ? src & 1 : 0))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = MASK_OUT_ABOVE_16(src << 1);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> 7;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, d, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, d, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, ai, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AX_AI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, ai, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AX_AI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pi7, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_A7_PI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pi, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AX_PI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pi7, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_A7_PI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pi, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AX_PI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pd7, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_A7_PD_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pd, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AX_PD_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pd7, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_A7_PD_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pd, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AX_PD_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, di, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AX_DI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, di, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AX_DI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, ix, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AX_IX_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, ix, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AX_IX_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, aw, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AW_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, aw, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AW_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, al, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AL_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, al, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AL_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, d, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, d, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, d, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ai, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AX_AI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ai, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AX_AI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ai, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AX_AI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pi, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AX_PI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pi, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AX_PI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pi, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AX_PI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pd, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AX_PD_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pd, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AX_PD_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pd, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AX_PD_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, di, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AX_DI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, di, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AX_DI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, di, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AX_DI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ix, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AX_IX_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ix, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AX_IX_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ix, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AX_IX_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, aw, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AW_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, aw, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AW_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, aw, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AW_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, al, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AL_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, al, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AL_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, al, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AL_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, d, d)
- {
- uint res = DY;
- uint* r_dst = &DX;
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, d, a)
- {
- uint res = AY;
- uint* r_dst = &DX;
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, d, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint* r_dst = &DX;
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ai, d)
- {
- uint res = DY;
- uint ea = EA_AX_AI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ai, a)
- {
- uint res = AY;
- uint ea = EA_AX_AI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ai, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AX_AI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pi, d)
- {
- uint res = DY;
- uint ea = EA_AX_PI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pi, a)
- {
- uint res = AY;
- uint ea = EA_AX_PI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pi, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AX_PI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pd, d)
- {
- uint res = DY;
- uint ea = EA_AX_PD_32();
- m68ki_write_16(ea+2, res & 0xFFFF );
- m68ki_write_16(ea, (res >> 16) & 0xFFFF );
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pd, a)
- {
- uint res = AY;
- uint ea = EA_AX_PD_32();
- m68ki_write_16(ea+2, res & 0xFFFF );
- m68ki_write_16(ea, (res >> 16) & 0xFFFF );
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pd, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AX_PD_32();
- m68ki_write_16(ea+2, res & 0xFFFF );
- m68ki_write_16(ea, (res >> 16) & 0xFFFF );
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, di, d)
- {
- uint res = DY;
- uint ea = EA_AX_DI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, di, a)
- {
- uint res = AY;
- uint ea = EA_AX_DI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, di, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AX_DI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ix, d)
- {
- uint res = DY;
- uint ea = EA_AX_IX_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ix, a)
- {
- uint res = AY;
- uint ea = EA_AX_IX_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ix, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AX_IX_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, aw, d)
- {
- uint res = DY;
- uint ea = EA_AW_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, aw, a)
- {
- uint res = AY;
- uint ea = EA_AW_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, aw, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AW_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, al, d)
- {
- uint res = DY;
- uint ea = EA_AL_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, al, a)
- {
- uint res = AY;
- uint ea = EA_AL_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, al, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AL_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(movea, 16, ., d)
- {
- AX = MAKE_INT_16(DY);
- }
- M68KMAKE_OP(movea, 16, ., a)
- {
- AX = MAKE_INT_16(AY);
- }
- M68KMAKE_OP(movea, 16, ., .)
- {
- AX = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- }
- M68KMAKE_OP(movea, 32, ., d)
- {
- AX = DY;
- }
- M68KMAKE_OP(movea, 32, ., a)
- {
- AX = AY;
- }
- M68KMAKE_OP(movea, 32, ., .)
- {
- AX = M68KMAKE_GET_OPER_AY_32;
- }
- M68KMAKE_OP(move, 16, frc, d)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- DY = MASK_OUT_BELOW_16(DY) | m68ki_get_ccr();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(move, 16, frc, .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- m68ki_write_16(M68KMAKE_GET_EA_AY_16, m68ki_get_ccr());
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(move, 16, toc, d)
- {
- m68ki_set_ccr(DY);
- }
- M68KMAKE_OP(move, 16, toc, .)
- {
- m68ki_set_ccr(M68KMAKE_GET_OPER_AY_16);
- }
- M68KMAKE_OP(move, 16, frs, d)
- {
- if(CPU_TYPE_IS_000(CPU_TYPE) || FLAG_S) /* NS990408 */
- {
- DY = MASK_OUT_BELOW_16(DY) | m68ki_get_sr();
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(move, 16, frs, .)
- {
- if(CPU_TYPE_IS_000(CPU_TYPE) || FLAG_S) /* NS990408 */
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- m68ki_write_16(ea, m68ki_get_sr());
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(move, 16, tos, d)
- {
- if(FLAG_S)
- {
- m68ki_set_sr(DY);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(move, 16, tos, .)
- {
- if(FLAG_S)
- {
- uint new_sr = M68KMAKE_GET_OPER_AY_16;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_set_sr(new_sr);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(move, 32, fru, .)
- {
- if(FLAG_S)
- {
- AY = REG_USP;
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(move, 32, tou, .)
- {
- if(FLAG_S)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- REG_USP = AY;
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(movec, 32, cr, .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- if(FLAG_S)
- {
- uint word2 = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- switch (word2 & 0xfff)
- {
- case 0x000: /* SFC */
- REG_DA[(word2 >> 12) & 15] = REG_SFC;
- return;
- case 0x001: /* DFC */
- REG_DA[(word2 >> 12) & 15] = REG_DFC;
- return;
- case 0x002: /* CACR */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_DA[(word2 >> 12) & 15] = REG_CACR;
- return;
- }
- return;
- case 0x800: /* USP */
- REG_DA[(word2 >> 12) & 15] = REG_USP;
- return;
- case 0x801: /* VBR */
- REG_DA[(word2 >> 12) & 15] = REG_VBR;
- return;
- case 0x802: /* CAAR */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_DA[(word2 >> 12) & 15] = REG_CAAR;
- return;
- }
- m68ki_exception_illegal();
- break;
- case 0x803: /* MSP */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_DA[(word2 >> 12) & 15] = FLAG_M ? REG_SP : REG_MSP;
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x804: /* ISP */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_DA[(word2 >> 12) & 15] = FLAG_M ? REG_ISP : REG_SP;
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x003: /* TC */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x004: /* ITT0 */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x005: /* ITT1 */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x006: /* DTT0 */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x007: /* DTT1 */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x805: /* MMUSR */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x806: /* URP */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x807: /* SRP */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- default:
- m68ki_exception_illegal();
- return;
- }
- }
- m68ki_exception_privilege_violation();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(movec, 32, rc, .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- if(FLAG_S)
- {
- uint word2 = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- switch (word2 & 0xfff)
- {
- case 0x000: /* SFC */
- REG_SFC = REG_DA[(word2 >> 12) & 15] & 7;
- return;
- case 0x001: /* DFC */
- REG_DFC = REG_DA[(word2 >> 12) & 15] & 7;
- return;
- case 0x002: /* CACR */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- REG_CACR = REG_DA[(word2 >> 12) & 15];
- }
- else
- {
- /* non 68040 can only set the lower 4 bits (C,CE,F,E) */
- REG_CACR = REG_DA[(word2 >> 12) & 15] & 0x0f;
- }
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x800: /* USP */
- REG_USP = REG_DA[(word2 >> 12) & 15];
- return;
- case 0x801: /* VBR */
- REG_VBR = REG_DA[(word2 >> 12) & 15];
- return;
- case 0x802: /* CAAR */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_CAAR = REG_DA[(word2 >> 12) & 15];
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x803: /* MSP */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* we are in supervisor mode so just check for M flag */
- if(!FLAG_M)
- {
- REG_MSP = REG_DA[(word2 >> 12) & 15];
- return;
- }
- REG_SP = REG_DA[(word2 >> 12) & 15];
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x804: /* ISP */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if(!FLAG_M)
- {
- REG_SP = REG_DA[(word2 >> 12) & 15];
- return;
- }
- REG_ISP = REG_DA[(word2 >> 12) & 15];
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x003: /* TC */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x004: /* ITT0 */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x005: /* ITT1 */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x006: /* DTT0 */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x007: /* DTT1 */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x805: /* MMUSR */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x806: /* URP */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x807: /* SRP */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- default:
- m68ki_exception_illegal();
- return;
- }
- }
- m68ki_exception_privilege_violation();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(movem, 16, re, pd)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = AY;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- ea -= 2;
- m68ki_write_16(ea, MASK_OUT_ABOVE_16(REG_DA[15-i]));
- count++;
- }
- AY = ea;
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 16, re, .)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- m68ki_write_16(ea, MASK_OUT_ABOVE_16(REG_DA[i]));
- ea += 2;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 32, re, pd)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = AY;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- ea -= 4;
- m68ki_write_16(ea+2, REG_DA[15-i] & 0xFFFF );
- m68ki_write_16(ea, (REG_DA[15-i] >> 16) & 0xFFFF );
- count++;
- }
- AY = ea;
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movem, 32, re, .)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- m68ki_write_32(ea, REG_DA[i]);
- ea += 4;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movem, 16, er, pi)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = AY;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = MAKE_INT_16(MASK_OUT_ABOVE_16(m68ki_read_16(ea)));
- ea += 2;
- count++;
- }
- AY = ea;
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 16, er, pcdi)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = EA_PCDI_16();
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = MAKE_INT_16(MASK_OUT_ABOVE_16(m68ki_read_pcrel_16(ea)));
- ea += 2;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 16, er, pcix)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = EA_PCIX_16();
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = MAKE_INT_16(MASK_OUT_ABOVE_16(m68ki_read_pcrel_16(ea)));
- ea += 2;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 16, er, .)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = MAKE_INT_16(MASK_OUT_ABOVE_16(m68ki_read_16(ea)));
- ea += 2;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 32, er, pi)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = AY;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = m68ki_read_32(ea);
- ea += 4;
- count++;
- }
- AY = ea;
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movem, 32, er, pcdi)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = EA_PCDI_32();
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = m68ki_read_pcrel_32(ea);
- ea += 4;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movem, 32, er, pcix)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = EA_PCIX_32();
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = m68ki_read_pcrel_32(ea);
- ea += 4;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movem, 32, er, .)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = m68ki_read_32(ea);
- ea += 4;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movep, 16, re, .)
- {
- uint ea = EA_AY_DI_16();
- uint src = DX;
- m68ki_write_8(ea, MASK_OUT_ABOVE_8(src >> 8));
- m68ki_write_8(ea += 2, MASK_OUT_ABOVE_8(src));
- }
- M68KMAKE_OP(movep, 32, re, .)
- {
- uint ea = EA_AY_DI_32();
- uint src = DX;
- m68ki_write_8(ea, MASK_OUT_ABOVE_8(src >> 24));
- m68ki_write_8(ea += 2, MASK_OUT_ABOVE_8(src >> 16));
- m68ki_write_8(ea += 2, MASK_OUT_ABOVE_8(src >> 8));
- m68ki_write_8(ea += 2, MASK_OUT_ABOVE_8(src));
- }
- M68KMAKE_OP(movep, 16, er, .)
- {
- uint ea = EA_AY_DI_16();
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | ((m68ki_read_8(ea) << 8) + m68ki_read_8(ea + 2));
- }
- M68KMAKE_OP(movep, 32, er, .)
- {
- uint ea = EA_AY_DI_32();
- DX = (m68ki_read_8(ea) << 24) + (m68ki_read_8(ea + 2) << 16)
- + (m68ki_read_8(ea + 4) << 8) + m68ki_read_8(ea + 6);
- }
- M68KMAKE_OP(moves, 8, ., .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- if(FLAG_S)
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_8;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- if(BIT_B(word2)) /* Register to memory */
- {
- m68ki_write_8_fc(ea, REG_DFC, MASK_OUT_ABOVE_8(REG_DA[(word2 >> 12) & 15]));
- return;
- }
- if(BIT_F(word2)) /* Memory to address register */
- {
- REG_A[(word2 >> 12) & 7] = MAKE_INT_8(m68ki_read_8_fc(ea, REG_SFC));
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- /* Memory to data register */
- REG_D[(word2 >> 12) & 7] = MASK_OUT_BELOW_8(REG_D[(word2 >> 12) & 7]) | m68ki_read_8_fc(ea, REG_SFC);
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- m68ki_exception_privilege_violation();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(moves, 16, ., .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- if(FLAG_S)
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- if(BIT_B(word2)) /* Register to memory */
- {
- m68ki_write_16_fc(ea, REG_DFC, MASK_OUT_ABOVE_16(REG_DA[(word2 >> 12) & 15]));
- return;
- }
- if(BIT_F(word2)) /* Memory to address register */
- {
- REG_A[(word2 >> 12) & 7] = MAKE_INT_16(m68ki_read_16_fc(ea, REG_SFC));
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- /* Memory to data register */
- REG_D[(word2 >> 12) & 7] = MASK_OUT_BELOW_16(REG_D[(word2 >> 12) & 7]) | m68ki_read_16_fc(ea, REG_SFC);
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- m68ki_exception_privilege_violation();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(moves, 32, ., .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- if(FLAG_S)
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_32;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- if(BIT_B(word2)) /* Register to memory */
- {
- m68ki_write_32_fc(ea, REG_DFC, REG_DA[(word2 >> 12) & 15]);
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- /* Memory to register */
- REG_DA[(word2 >> 12) & 15] = m68ki_read_32_fc(ea, REG_SFC);
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- m68ki_exception_privilege_violation();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(moveq, 32, ., .)
- {
- uint res = DX = MAKE_INT_8(MASK_OUT_ABOVE_8(REG_IR));
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move16, 32, ., .)
- {
- UINT16 w2 = OPER_I_16();
- int ax = REG_IR & 7;
- int ay = (w2 >> 12) & 7;
- m68ki_write_32(REG_A[ay], m68ki_read_32(REG_A[ax]));
- m68ki_write_32(REG_A[ay]+4, m68ki_read_32(REG_A[ax]+4));
- m68ki_write_32(REG_A[ay]+8, m68ki_read_32(REG_A[ax]+8));
- m68ki_write_32(REG_A[ay]+12, m68ki_read_32(REG_A[ax]+12));
- REG_A[ax] += 16;
- REG_A[ay] += 16;
- }
- M68KMAKE_OP(muls, 16, ., d)
- {
- uint* r_dst = &DX;
- uint res = MASK_OUT_ABOVE_32(MAKE_INT_16(DY) * MAKE_INT_16(MASK_OUT_ABOVE_16(*r_dst)));
- *r_dst = res;
- FLAG_Z = res;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(muls, 16, ., .)
- {
- uint* r_dst = &DX;
- uint res = MASK_OUT_ABOVE_32(MAKE_INT_16(M68KMAKE_GET_OPER_AY_16) * MAKE_INT_16(MASK_OUT_ABOVE_16(*r_dst)));
- *r_dst = res;
- FLAG_Z = res;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(mulu, 16, ., d)
- {
- uint* r_dst = &DX;
- uint res = MASK_OUT_ABOVE_16(DY) * MASK_OUT_ABOVE_16(*r_dst);
- *r_dst = res;
- FLAG_Z = res;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(mulu, 16, ., .)
- {
- uint* r_dst = &DX;
- uint res = M68KMAKE_GET_OPER_AY_16 * MASK_OUT_ABOVE_16(*r_dst);
- *r_dst = res;
- FLAG_Z = res;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(mull, 32, ., d)
- {
- #if M68K_USE_64_BIT
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint64 src = DY;
- uint64 dst = REG_D[(word2 >> 12) & 7];
- uint64 res;
- FLAG_C = CFLAG_CLEAR;
- if(BIT_B(word2)) /* signed */
- {
- res = (sint64)((sint32)src) * (sint64)((sint32)dst);
- if(!BIT_A(word2))
- {
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_N = NFLAG_32(res);
- FLAG_V = ((sint64)res != (sint32)res)<<7;
- REG_D[(word2 >> 12) & 7] = FLAG_Z;
- return;
- }
- FLAG_Z = MASK_OUT_ABOVE_32(res) | (res>>32);
- FLAG_N = NFLAG_64(res);
- FLAG_V = VFLAG_CLEAR;
- REG_D[word2 & 7] = (res >> 32);
- REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(res);
- return;
- }
- res = src * dst;
- if(!BIT_A(word2))
- {
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_N = NFLAG_32(res);
- FLAG_V = (res > 0xffffffff)<<7;
- REG_D[(word2 >> 12) & 7] = FLAG_Z;
- return;
- }
- FLAG_Z = MASK_OUT_ABOVE_32(res) | (res>>32);
- FLAG_N = NFLAG_64(res);
- FLAG_V = VFLAG_CLEAR;
- REG_D[word2 & 7] = (res >> 32);
- REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(res);
- return;
- }
- m68ki_exception_illegal();
- #else
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint src = DY;
- uint dst = REG_D[(word2 >> 12) & 7];
- uint neg = GET_MSB_32(src ^ dst);
- uint src1;
- uint src2;
- uint dst1;
- uint dst2;
- uint r1;
- uint r2;
- uint r3;
- uint r4;
- uint lo;
- uint hi;
- FLAG_C = CFLAG_CLEAR;
- if(BIT_B(word2)) /* signed */
- {
- if(GET_MSB_32(src))
- src = (uint)MASK_OUT_ABOVE_32(-(sint)src);
- if(GET_MSB_32(dst))
- dst = (uint)MASK_OUT_ABOVE_32(-(sint)dst);
- }
- src1 = MASK_OUT_ABOVE_16(src);
- src2 = src>>16;
- dst1 = MASK_OUT_ABOVE_16(dst);
- dst2 = dst>>16;
- r1 = src1 * dst1;
- r2 = src1 * dst2;
- r3 = src2 * dst1;
- r4 = src2 * dst2;
- lo = r1 + (MASK_OUT_ABOVE_16(r2)<<16) + (MASK_OUT_ABOVE_16(r3)<<16);
- hi = r4 + (r2>>16) + (r3>>16) + (((r1>>16) + MASK_OUT_ABOVE_16(r2) + MASK_OUT_ABOVE_16(r3)) >> 16);
- if(BIT_B(word2) && neg)
- {
- hi = (uint)MASK_OUT_ABOVE_32((-(sint)hi) - (lo != 0));
- lo = (uint)MASK_OUT_ABOVE_32(-(sint)lo);
- }
- if(BIT_A(word2))
- {
- REG_D[word2 & 7] = hi;
- REG_D[(word2 >> 12) & 7] = lo;
- FLAG_N = NFLAG_32(hi);
- FLAG_Z = hi | lo;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- REG_D[(word2 >> 12) & 7] = lo;
- FLAG_N = NFLAG_32(lo);
- FLAG_Z = lo;
- if(BIT_B(word2))
- FLAG_V = (!((GET_MSB_32(lo) && hi == 0xffffffff) || (!GET_MSB_32(lo) && !hi)))<<7;
- else
- FLAG_V = (hi != 0) << 7;
- return;
- }
- m68ki_exception_illegal();
- #endif
- }
- M68KMAKE_OP(mull, 32, ., .)
- {
- #if M68K_USE_64_BIT
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint64 src = M68KMAKE_GET_OPER_AY_32;
- uint64 dst = REG_D[(word2 >> 12) & 7];
- uint64 res;
- FLAG_C = CFLAG_CLEAR;
- if(BIT_B(word2)) /* signed */
- {
- res = (sint64)((sint32)src) * (sint64)((sint32)dst);
- if(!BIT_A(word2))
- {
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_N = NFLAG_32(res);
- FLAG_V = ((sint64)res != (sint32)res)<<7;
- REG_D[(word2 >> 12) & 7] = FLAG_Z;
- return;
- }
- FLAG_Z = MASK_OUT_ABOVE_32(res) | (res>>32);
- FLAG_N = NFLAG_64(res);
- FLAG_V = VFLAG_CLEAR;
- REG_D[word2 & 7] = (res >> 32);
- REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(res);
- return;
- }
- res = src * dst;
- if(!BIT_A(word2))
- {
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_N = NFLAG_32(res);
- FLAG_V = (res > 0xffffffff)<<7;
- REG_D[(word2 >> 12) & 7] = FLAG_Z;
- return;
- }
- FLAG_Z = MASK_OUT_ABOVE_32(res) | (res>>32);
- FLAG_N = NFLAG_64(res);
- FLAG_V = VFLAG_CLEAR;
- REG_D[word2 & 7] = (res >> 32);
- REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(res);
- return;
- }
- m68ki_exception_illegal();
- #else
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint src = M68KMAKE_GET_OPER_AY_32;
- uint dst = REG_D[(word2 >> 12) & 7];
- uint neg = GET_MSB_32(src ^ dst);
- uint src1;
- uint src2;
- uint dst1;
- uint dst2;
- uint r1;
- uint r2;
- uint r3;
- uint r4;
- uint lo;
- uint hi;
- FLAG_C = CFLAG_CLEAR;
- if(BIT_B(word2)) /* signed */
- {
- if(GET_MSB_32(src))
- src = (uint)MASK_OUT_ABOVE_32(-(sint)src);
- if(GET_MSB_32(dst))
- dst = (uint)MASK_OUT_ABOVE_32(-(sint)dst);
- }
- src1 = MASK_OUT_ABOVE_16(src);
- src2 = src>>16;
- dst1 = MASK_OUT_ABOVE_16(dst);
- dst2 = dst>>16;
- r1 = src1 * dst1;
- r2 = src1 * dst2;
- r3 = src2 * dst1;
- r4 = src2 * dst2;
- lo = r1 + (MASK_OUT_ABOVE_16(r2)<<16) + (MASK_OUT_ABOVE_16(r3)<<16);
- hi = r4 + (r2>>16) + (r3>>16) + (((r1>>16) + MASK_OUT_ABOVE_16(r2) + MASK_OUT_ABOVE_16(r3)) >> 16);
- if(BIT_B(word2) && neg)
- {
- hi = (uint)MASK_OUT_ABOVE_32((-(sint)hi) - (lo != 0));
- lo = (uint)MASK_OUT_ABOVE_32(-(sint)lo);
- }
- if(BIT_A(word2))
- {
- REG_D[word2 & 7] = hi;
- REG_D[(word2 >> 12) & 7] = lo;
- FLAG_N = NFLAG_32(hi);
- FLAG_Z = hi | lo;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- REG_D[(word2 >> 12) & 7] = lo;
- FLAG_N = NFLAG_32(lo);
- FLAG_Z = lo;
- if(BIT_B(word2))
- FLAG_V = (!((GET_MSB_32(lo) && hi == 0xffffffff) || (!GET_MSB_32(lo) && !hi)))<<7;
- else
- FLAG_V = (hi != 0) << 7;
- return;
- }
- m68ki_exception_illegal();
- #endif
- }
- M68KMAKE_OP(nbcd, 8, ., d)
- {
- uint* r_dst = &DY;
- uint dst = *r_dst;
- uint res = MASK_OUT_ABOVE_8(0x9a - dst - XFLAG_AS_1());
- if(res != 0x9a)
- {
- FLAG_V = ~res; /* Undefined V behavior */
- if((res & 0x0f) == 0xa)
- res = (res & 0xf0) + 0x10;
- res = MASK_OUT_ABOVE_8(res);
- FLAG_V &= res; /* Undefined V behavior part II */
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_Z |= res;
- FLAG_C = CFLAG_SET;
- FLAG_X = XFLAG_SET;
- }
- else
- {
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_X = XFLAG_CLEAR;
- }
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- }
- M68KMAKE_OP(nbcd, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint res = MASK_OUT_ABOVE_8(0x9a - dst - XFLAG_AS_1());
- if(res != 0x9a)
- {
- FLAG_V = ~res; /* Undefined V behavior */
- if((res & 0x0f) == 0xa)
- res = (res & 0xf0) + 0x10;
- res = MASK_OUT_ABOVE_8(res);
- FLAG_V &= res; /* Undefined V behavior part II */
- m68ki_write_8(ea, MASK_OUT_ABOVE_8(res));
- FLAG_Z |= res;
- FLAG_C = CFLAG_SET;
- FLAG_X = XFLAG_SET;
- }
- else
- {
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_X = XFLAG_CLEAR;
- }
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- }
- M68KMAKE_OP(neg, 8, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - MASK_OUT_ABOVE_8(*r_dst);
- FLAG_N = NFLAG_8(res);
- FLAG_C = FLAG_X = CFLAG_8(res);
- FLAG_V = *r_dst & res;
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(neg, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- uint res = 0 - src;
- FLAG_N = NFLAG_8(res);
- FLAG_C = FLAG_X = CFLAG_8(res);
- FLAG_V = src & res;
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(neg, 16, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - MASK_OUT_ABOVE_16(*r_dst);
- FLAG_N = NFLAG_16(res);
- FLAG_C = FLAG_X = CFLAG_16(res);
- FLAG_V = (*r_dst & res)>>8;
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(neg, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = 0 - src;
- FLAG_N = NFLAG_16(res);
- FLAG_C = FLAG_X = CFLAG_16(res);
- FLAG_V = (src & res)>>8;
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(neg, 32, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - *r_dst;
- FLAG_N = NFLAG_32(res);
- FLAG_C = FLAG_X = CFLAG_SUB_32(*r_dst, 0, res);
- FLAG_V = (*r_dst & res)>>24;
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(neg, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint src = m68ki_read_32(ea);
- uint res = 0 - src;
- FLAG_N = NFLAG_32(res);
- FLAG_C = FLAG_X = CFLAG_SUB_32(src, 0, res);
- FLAG_V = (src & res)>>24;
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(negx, 8, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - MASK_OUT_ABOVE_8(*r_dst) - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = *r_dst & res;
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- }
- M68KMAKE_OP(negx, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- uint res = 0 - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = src & res;
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(negx, 16, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - MASK_OUT_ABOVE_16(*r_dst) - XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = (*r_dst & res)>>8;
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- }
- M68KMAKE_OP(negx, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = 0 - MASK_OUT_ABOVE_16(src) - XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = (src & res)>>8;
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- m68ki_write_16(ea, res);
- }
- M68KMAKE_OP(negx, 32, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - MASK_OUT_ABOVE_32(*r_dst) - XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(*r_dst, 0, res);
- FLAG_V = (*r_dst & res)>>24;
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- *r_dst = res;
- }
- M68KMAKE_OP(negx, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint src = m68ki_read_32(ea);
- uint res = 0 - MASK_OUT_ABOVE_32(src) - XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, 0, res);
- FLAG_V = (src & res)>>24;
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- m68ki_write_32(ea, res);
- }
- M68KMAKE_OP(nop, 0, ., .)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- }
- M68KMAKE_OP(not, 8, ., d)
- {
- uint* r_dst = &DY;
- uint res = MASK_OUT_ABOVE_8(~*r_dst);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(not, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = MASK_OUT_ABOVE_8(~m68ki_read_8(ea));
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(not, 16, ., d)
- {
- uint* r_dst = &DY;
- uint res = MASK_OUT_ABOVE_16(~*r_dst);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(not, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = MASK_OUT_ABOVE_16(~m68ki_read_16(ea));
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(not, 32, ., d)
- {
- uint* r_dst = &DY;
- uint res = *r_dst = MASK_OUT_ABOVE_32(~*r_dst);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(not, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = MASK_OUT_ABOVE_32(~m68ki_read_32(ea));
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 8, er, d)
- {
- uint res = MASK_OUT_ABOVE_8((DX |= MASK_OUT_ABOVE_8(DY)));
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 8, er, .)
- {
- uint res = MASK_OUT_ABOVE_8((DX |= M68KMAKE_GET_OPER_AY_8));
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 16, er, d)
- {
- uint res = MASK_OUT_ABOVE_16((DX |= MASK_OUT_ABOVE_16(DY)));
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 16, er, .)
- {
- uint res = MASK_OUT_ABOVE_16((DX |= M68KMAKE_GET_OPER_AY_16));
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 32, er, d)
- {
- uint res = DX |= DY;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 32, er, .)
- {
- uint res = DX |= M68KMAKE_GET_OPER_AY_32;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 8, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = MASK_OUT_ABOVE_8(DX | m68ki_read_8(ea));
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 16, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = MASK_OUT_ABOVE_16(DX | m68ki_read_16(ea));
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 32, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = DX | m68ki_read_32(ea);
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 8, ., d)
- {
- uint res = MASK_OUT_ABOVE_8((DY |= OPER_I_8()));
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 8, ., .)
- {
- uint src = OPER_I_8();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = MASK_OUT_ABOVE_8(src | m68ki_read_8(ea));
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 16, ., d)
- {
- uint res = MASK_OUT_ABOVE_16(DY |= OPER_I_16());
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 16, ., .)
- {
- uint src = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = MASK_OUT_ABOVE_16(src | m68ki_read_16(ea));
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 32, ., d)
- {
- uint res = DY |= OPER_I_32();
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 32, ., .)
- {
- uint src = OPER_I_32();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = src | m68ki_read_32(ea);
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 16, toc, .)
- {
- m68ki_set_ccr(m68ki_get_ccr() | OPER_I_16());
- }
- M68KMAKE_OP(ori, 16, tos, .)
- {
- if(FLAG_S)
- {
- uint src = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_set_sr(m68ki_get_sr() | src);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(pack, 16, rr, .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: DX and DY are reversed in Motorola's docs */
- uint src = DY + OPER_I_16();
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | ((src >> 4) & 0x00f0) | (src & 0x000f);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(pack, 16, mm, ax7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint ea_src = EA_AY_PD_8();
- uint src = m68ki_read_8(ea_src);
- ea_src = EA_AY_PD_8();
- src = ((src << 8) | m68ki_read_8(ea_src)) + OPER_I_16();
- m68ki_write_8(EA_A7_PD_8(), ((src >> 4) & 0x00f0) | (src & 0x000f));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(pack, 16, mm, ay7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint ea_src = EA_A7_PD_8();
- uint src = m68ki_read_8(ea_src);
- ea_src = EA_A7_PD_8();
- src = ((src << 8) | m68ki_read_8(ea_src)) + OPER_I_16();
- m68ki_write_8(EA_AX_PD_8(), ((src >> 4) & 0x00f0) | (src & 0x000f));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(pack, 16, mm, axy7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint ea_src = EA_A7_PD_8();
- uint src = m68ki_read_8(ea_src);
- ea_src = EA_A7_PD_8();
- src = ((src << 8) | m68ki_read_8(ea_src)) + OPER_I_16();
- m68ki_write_8(EA_A7_PD_8(), ((src >> 4) & 0x00f0) | (src & 0x000f));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(pack, 16, mm, .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint ea_src = EA_AY_PD_8();
- uint src = m68ki_read_8(ea_src);
- ea_src = EA_AY_PD_8();
- src = ((src << 8) | m68ki_read_8(ea_src)) + OPER_I_16();
- m68ki_write_8(EA_AX_PD_8(), ((src >> 4) & 0x00f0) | (src & 0x000f));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(pea, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- m68ki_push_32(ea);
- }
- M68KMAKE_OP(pflush, 32, ., .)
- {
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- // Nothing to do, unless address translation cache is emulated
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(reset, 0, ., .)
- {
- if(FLAG_S)
- {
- m68ki_output_reset(); /* auto-disable (see m68kcpu.h) */
- USE_CYCLES(CYC_RESET);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(ror, 8, s, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint shift = orig_shift & 7;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROR_8(src, shift);
- if(orig_shift != 0)
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = src << (9-orig_shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROR_16(src, shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = src << (9-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint64 src = *r_dst;
- uint res = ROR_32(src, shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = src << (9-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 8, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 7;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROR_8(src, shift);
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_C = src << (8-((shift-1)&7));
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 16, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 15;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROR_16(src, shift);
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_C = (src >> ((shift - 1) & 15)) << 8;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 32, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 31;
- uint64 src = *r_dst;
- uint res = ROR_32(src, shift);
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_C = (src >> ((shift - 1) & 31)) << 8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = ROR_16(src, 1);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = src << 8;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 8, s, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint shift = orig_shift & 7;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROL_8(src, shift);
- if(orig_shift != 0)
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = src << orig_shift;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROL_16(src, shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = src >> (8-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint64 src = *r_dst;
- uint res = ROL_32(src, shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = src >> (24-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 8, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 7;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROL_8(src, shift);
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- if(shift != 0)
- {
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_C = src << shift;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = (src & 1)<<8;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 16, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 15;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = MASK_OUT_ABOVE_16(ROL_16(src, shift));
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- if(shift != 0)
- {
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_C = (src << shift) >> 8;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = (src & 1)<<8;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 32, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 31;
- uint64 src = *r_dst;
- uint res = ROL_32(src, shift);
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_C = (src >> ((32 - shift) & 0x1f)) << 8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = MASK_OUT_ABOVE_16(ROL_16(src, 1));
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = src >> 7;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxr, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROR_9(src | (XFLAG_AS_1() << 8), shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res;
- res = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxr, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROR_17(src | (XFLAG_AS_1() << 16), shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxr, 32, s, .)
- {
- #if M68K_USE_64_BIT
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint64 src = *r_dst;
- uint64 res = src | (((uint64)XFLAG_AS_1()) << 32);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- res = ROR_33_64(res, shift);
- FLAG_C = FLAG_X = res >> 24;
- res = MASK_OUT_ABOVE_32(res);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #else
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32((ROR_33(src, shift) & ~(1 << (32 - shift))) | (XFLAG_AS_1() << (32 - shift)));
- uint new_x_flag = src & (1 << (shift - 1));
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_C = FLAG_X = (new_x_flag != 0)<<8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #endif
- }
- M68KMAKE_OP(roxr, 8, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 9;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROR_9(src | (XFLAG_AS_1() << 8), shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res;
- res = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_8(*r_dst);
- FLAG_Z = MASK_OUT_ABOVE_8(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxr, 16, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 17;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROR_17(src | (XFLAG_AS_1() << 16), shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_16(*r_dst);
- FLAG_Z = MASK_OUT_ABOVE_16(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxr, 32, r, .)
- {
- #if M68K_USE_64_BIT
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 33;
- uint64 src = *r_dst;
- uint64 res = src | (((uint64)XFLAG_AS_1()) << 32);
- res = ROR_33_64(res, shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 24;
- res = MASK_OUT_ABOVE_32(res);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_32(*r_dst);
- FLAG_Z = *r_dst;
- FLAG_V = VFLAG_CLEAR;
- #else
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift % 33;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32((ROR_33(src, shift) & ~(1 << (32 - shift))) | (XFLAG_AS_1() << (32 - shift)));
- uint new_x_flag = src & (1 << (shift - 1));
- if(orig_shift != 0)
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- if(shift != 0)
- {
- *r_dst = res;
- FLAG_X = (new_x_flag != 0)<<8;
- }
- else
- res = src;
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #endif
- }
- M68KMAKE_OP(roxr, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = ROR_17(src | (XFLAG_AS_1() << 16), 1);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxl, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROL_9(src | (XFLAG_AS_1() << 8), shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res;
- res = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxl, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROL_17(src | (XFLAG_AS_1() << 16), shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxl, 32, s, .)
- {
- #if M68K_USE_64_BIT
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint64 src = *r_dst;
- uint64 res = src | (((uint64)XFLAG_AS_1()) << 32);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- res = ROL_33_64(res, shift);
- FLAG_C = FLAG_X = res >> 24;
- res = MASK_OUT_ABOVE_32(res);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #else
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32((ROL_33(src, shift) & ~(1 << (shift - 1))) | (XFLAG_AS_1() << (shift - 1)));
- uint new_x_flag = src & (1 << (32 - shift));
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_C = FLAG_X = (new_x_flag != 0)<<8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #endif
- }
- M68KMAKE_OP(roxl, 8, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 9;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROL_9(src | (XFLAG_AS_1() << 8), shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res;
- res = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_8(*r_dst);
- FLAG_Z = MASK_OUT_ABOVE_8(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxl, 16, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 17;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROL_17(src | (XFLAG_AS_1() << 16), shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_16(*r_dst);
- FLAG_Z = MASK_OUT_ABOVE_16(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxl, 32, r, .)
- {
- #if M68K_USE_64_BIT
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 33;
- uint64 src = *r_dst;
- uint64 res = src | (((uint64)XFLAG_AS_1()) << 32);
- res = ROL_33_64(res, shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 24;
- res = MASK_OUT_ABOVE_32(res);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_32(*r_dst);
- FLAG_Z = *r_dst;
- FLAG_V = VFLAG_CLEAR;
- #else
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift % 33;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32((ROL_33(src, shift) & ~(1 << (shift - 1))) | (XFLAG_AS_1() << (shift - 1)));
- uint new_x_flag = src & (1 << (32 - shift));
- if(orig_shift != 0)
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- if(shift != 0)
- {
- *r_dst = res;
- FLAG_X = (new_x_flag != 0)<<8;
- }
- else
- res = src;
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #endif
- }
- M68KMAKE_OP(roxl, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = ROL_17(src | (XFLAG_AS_1() << 16), 1);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rtd, 32, ., .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- uint new_pc = m68ki_pull_32();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- REG_A[7] = MASK_OUT_ABOVE_32(REG_A[7] + MAKE_INT_16(OPER_I_16()));
- m68ki_jump(new_pc);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(rte, 32, ., .)
- {
- if(FLAG_S)
- {
- uint new_sr;
- uint new_pc;
- uint format_word;
- m68ki_rte_callback(); /* auto-disable (see m68kcpu.h) */
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- if(CPU_TYPE_IS_000(CPU_TYPE))
- {
- new_sr = m68ki_pull_16();
- new_pc = m68ki_pull_32();
- m68ki_jump(new_pc);
- m68ki_set_sr(new_sr);
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- return;
- }
- if(CPU_TYPE_IS_010(CPU_TYPE))
- {
- format_word = m68ki_read_16(REG_A[7]+6) >> 12;
- if(format_word == 0)
- {
- new_sr = m68ki_pull_16();
- new_pc = m68ki_pull_32();
- m68ki_fake_pull_16(); /* format word */
- m68ki_jump(new_pc);
- m68ki_set_sr(new_sr);
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- return;
- }
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- /* Not handling bus fault (9) */
- m68ki_exception_format_error();
- return;
- }
- /* Otherwise it's 020 */
- rte_loop:
- format_word = m68ki_read_16(REG_A[7]+6) >> 12;
- switch(format_word)
- {
- case 0: /* Normal */
- new_sr = m68ki_pull_16();
- new_pc = m68ki_pull_32();
- m68ki_fake_pull_16(); /* format word */
- m68ki_jump(new_pc);
- m68ki_set_sr(new_sr);
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- return;
- case 1: /* Throwaway */
- new_sr = m68ki_pull_16();
- m68ki_fake_pull_32(); /* program counter */
- m68ki_fake_pull_16(); /* format word */
- m68ki_set_sr_noint(new_sr);
- goto rte_loop;
- case 2: /* Trap */
- new_sr = m68ki_pull_16();
- new_pc = m68ki_pull_32();
- m68ki_fake_pull_16(); /* format word */
- m68ki_fake_pull_32(); /* address */
- m68ki_jump(new_pc);
- m68ki_set_sr(new_sr);
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- return;
- }
- /* Not handling long or short bus fault */
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- m68ki_exception_format_error();
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(rtm, 32, ., .)
- {
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(rtr, 32, ., .)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_set_ccr(m68ki_pull_16());
- m68ki_jump(m68ki_pull_32());
- }
- M68KMAKE_OP(rts, 32, ., .)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_jump(m68ki_pull_32());
- }
- M68KMAKE_OP(sbcd, 8, rr, .)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = LOW_NIBBLE(dst) - LOW_NIBBLE(src) - XFLAG_AS_1();
- // FLAG_V = ~res; /* Undefined V behavior */
- FLAG_V = VFLAG_CLEAR; /* Undefined in Motorola's M68000PM/AD rev.1 and safer to assume cleared. */
- if(res > 9)
- res -= 6;
- res += HIGH_NIBBLE(dst) - HIGH_NIBBLE(src);
- if(res > 0x99)
- {
- res += 0xa0;
- FLAG_X = FLAG_C = CFLAG_SET;
- FLAG_N = NFLAG_SET; /* Undefined in Motorola's M68000PM/AD rev.1 and safer to follow carry. */
- }
- else
- FLAG_N = FLAG_X = FLAG_C = 0;
- res = MASK_OUT_ABOVE_8(res);
- // FLAG_V &= res; /* Undefined V behavior part II */
- // FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- }
- M68KMAKE_OP(sbcd, 8, mm, ax7)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(dst) - LOW_NIBBLE(src) - XFLAG_AS_1();
- // FLAG_V = ~res; /* Undefined V behavior */
- FLAG_V = VFLAG_CLEAR; /* Undefined in Motorola's M68000PM/AD rev.1 and safer to return zero. */
- if(res > 9)
- res -= 6;
- res += HIGH_NIBBLE(dst) - HIGH_NIBBLE(src);
- if(res > 0x99)
- {
- res += 0xa0;
- FLAG_X = FLAG_C = CFLAG_SET;
- FLAG_N = NFLAG_SET; /* Undefined in Motorola's M68000PM/AD rev.1 and safer to follow carry. */
- }
- else
- FLAG_N = FLAG_X = FLAG_C = 0;
- res = MASK_OUT_ABOVE_8(res);
- // FLAG_V &= res; /* Undefined V behavior part II */
- // FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(sbcd, 8, mm, ay7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(dst) - LOW_NIBBLE(src) - XFLAG_AS_1();
- // FLAG_V = ~res; /* Undefined V behavior */
- FLAG_V = VFLAG_CLEAR; /* Undefined in Motorola's M68000PM/AD rev.1 and safer to return zero. */
- if(res > 9)
- res -= 6;
- res += HIGH_NIBBLE(dst) - HIGH_NIBBLE(src);
- if(res > 0x99)
- {
- res += 0xa0;
- FLAG_X = FLAG_C = CFLAG_SET;
- FLAG_N = NFLAG_SET; /* Undefined in Motorola's M68000PM/AD rev.1 and safer to follow carry. */
- }
- else
- FLAG_N = FLAG_X = FLAG_C = 0;
- res = MASK_OUT_ABOVE_8(res);
- // FLAG_V &= res; /* Undefined V behavior part II */
- // FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(sbcd, 8, mm, axy7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(dst) - LOW_NIBBLE(src) - XFLAG_AS_1();
- // FLAG_V = ~res; /* Undefined V behavior */
- FLAG_V = VFLAG_CLEAR; /* Undefined in Motorola's M68000PM/AD rev.1 and safer to return zero. */
- if(res > 9)
- res -= 6;
- res += HIGH_NIBBLE(dst) - HIGH_NIBBLE(src);
- if(res > 0x99)
- {
- res += 0xa0;
- FLAG_X = FLAG_C = CFLAG_SET;
- FLAG_N = NFLAG_SET; /* Undefined in Motorola's M68000PM/AD rev.1 and safer to follow carry. */
- }
- else
- FLAG_N = FLAG_X = FLAG_C = 0;
- res = MASK_OUT_ABOVE_8(res);
- // FLAG_V &= res; /* Undefined V behavior part II */
- // FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(sbcd, 8, mm, .)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(dst) - LOW_NIBBLE(src) - XFLAG_AS_1();
- // FLAG_V = ~res; /* Undefined V behavior */
- FLAG_V = VFLAG_CLEAR; /* Undefined in Motorola's M68000PM/AD rev.1 and safer to return zero. */
- if(res > 9)
- res -= 6;
- res += HIGH_NIBBLE(dst) - HIGH_NIBBLE(src);
- if(res > 0x99)
- {
- res += 0xa0;
- FLAG_X = FLAG_C = CFLAG_SET;
- FLAG_N = NFLAG_SET; /* Undefined in Motorola's M68000PM/AD rev.1 and safer to follow carry. */
- }
- else
- FLAG_N = FLAG_X = FLAG_C = 0;
- res = MASK_OUT_ABOVE_8(res);
- // FLAG_V &= res; /* Undefined V behavior part II */
- // FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(st, 8, ., d)
- {
- DY |= 0xff;
- }
- M68KMAKE_OP(st, 8, ., .)
- {
- m68ki_write_8(M68KMAKE_GET_EA_AY_8, 0xff);
- }
- M68KMAKE_OP(sf, 8, ., d)
- {
- DY &= 0xffffff00;
- }
- M68KMAKE_OP(sf, 8, ., .)
- {
- m68ki_write_8(M68KMAKE_GET_EA_AY_8, 0);
- }
- M68KMAKE_OP(scc, 8, ., d)
- {
- if(M68KMAKE_CC)
- {
- DY |= 0xff;
- USE_CYCLES(CYC_SCC_R_TRUE);
- return;
- }
- DY &= 0xffffff00;
- }
- M68KMAKE_OP(scc, 8, ., .)
- {
- m68ki_write_8(M68KMAKE_GET_EA_AY_8, M68KMAKE_CC ? 0xff : 0);
- }
- M68KMAKE_OP(stop, 0, ., .)
- {
- if(FLAG_S)
- {
- uint new_sr = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- CPU_STOPPED |= STOP_LEVEL_STOP;
- m68ki_set_sr(new_sr);
- m68ki_remaining_cycles = 0;
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(sub, 8, er, d)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_8(DY);
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(sub, 8, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_8;
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(sub, 16, er, d)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(DY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(sub, 16, er, a)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(AY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(sub, 16, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_16;
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(sub, 32, er, d)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(sub, 32, er, a)
- {
- uint* r_dst = &DX;
- uint src = AY;
- uint dst = *r_dst;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(sub, 32, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_32;
- uint dst = *r_dst;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(sub, 8, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = MASK_OUT_ABOVE_8(DX);
- uint dst = m68ki_read_8(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(sub, 16, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = MASK_OUT_ABOVE_16(DX);
- uint dst = m68ki_read_16(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(sub, 32, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint src = DX;
- uint dst = m68ki_read_32(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(suba, 16, ., d)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - MAKE_INT_16(DY));
- }
- M68KMAKE_OP(suba, 16, ., a)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - MAKE_INT_16(AY));
- }
- M68KMAKE_OP(suba, 16, ., .)
- {
- uint* r_dst = &AX;
- uint src = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - src);
- }
- M68KMAKE_OP(suba, 32, ., d)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - DY);
- }
- M68KMAKE_OP(suba, 32, ., a)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - AY);
- }
- M68KMAKE_OP(suba, 32, ., .)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - M68KMAKE_GET_OPER_AY_32);
- }
- M68KMAKE_OP(subi, 8, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_8();
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(subi, 8, ., .)
- {
- uint src = OPER_I_8();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(subi, 16, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_16();
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(subi, 16, ., .)
- {
- uint src = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint dst = m68ki_read_16(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(subi, 32, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_32();
- uint dst = *r_dst;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(subi, 32, ., .)
- {
- uint src = OPER_I_32();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint dst = m68ki_read_32(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(subq, 8, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(subq, 8, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(subq, 16, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(subq, 16, ., a)
- {
- uint* r_dst = &AY;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - ((((REG_IR >> 9) - 1) & 7) + 1));
- }
- M68KMAKE_OP(subq, 16, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint dst = m68ki_read_16(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(subq, 32, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = *r_dst;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(subq, 32, ., a)
- {
- uint* r_dst = &AY;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - ((((REG_IR >> 9) - 1) & 7) + 1));
- }
- M68KMAKE_OP(subq, 32, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint dst = m68ki_read_32(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(subx, 8, rr, .)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_8(DY);
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- }
- M68KMAKE_OP(subx, 16, rr, .)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(DY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- }
- M68KMAKE_OP(subx, 32, rr, .)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- *r_dst = res;
- }
- M68KMAKE_OP(subx, 8, mm, ax7)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(subx, 8, mm, ay7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(subx, 8, mm, axy7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(subx, 8, mm, .)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(subx, 16, mm, .)
- {
- uint src = OPER_AY_PD_16();
- uint ea = EA_AX_PD_16();
- uint dst = m68ki_read_16(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- m68ki_write_16(ea, res);
- }
- M68KMAKE_OP(subx, 32, mm, .)
- {
- uint src = OPER_AY_PD_32();
- uint ea = EA_AX_PD_32();
- uint dst = m68ki_read_32(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- m68ki_write_32(ea, res);
- }
- M68KMAKE_OP(swap, 32, ., .)
- {
- uint* r_dst = &DY;
- FLAG_Z = MASK_OUT_ABOVE_32(*r_dst<<16);
- *r_dst = (*r_dst>>16) | FLAG_Z;
- FLAG_Z = *r_dst;
- FLAG_N = NFLAG_32(*r_dst);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(tas, 8, ., d)
- {
- uint* r_dst = &DY;
- FLAG_Z = MASK_OUT_ABOVE_8(*r_dst);
- FLAG_N = NFLAG_8(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst |= 0x80;
- }
- M68KMAKE_OP(tas, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint allow_writeback;
- FLAG_Z = dst;
- FLAG_N = NFLAG_8(dst);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- /* The Genesis/Megadrive games Gargoyles and Ex-Mutants need the TAS writeback
- disabled in order to function properly. Some Amiga software may also rely
- on this, but only when accessing specific addresses so additional functionality
- will be needed. */
- allow_writeback = m68ki_tas_callback();
- if (allow_writeback==1) m68ki_write_8(ea, dst | 0x80);
- }
- M68KMAKE_OP(trap, 0, ., .)
- {
- /* Trap#n stacks exception frame type 0 */
- m68ki_exception_trapN(EXCEPTION_TRAP_BASE + (REG_IR & 0xf)); /* HJB 990403 */
- }
- M68KMAKE_OP(trapt, 0, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapt, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapt, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapf, 0, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapf, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_PC += 2;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapf, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_PC += 4;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapcc, 0, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if(M68KMAKE_CC)
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapcc, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if(M68KMAKE_CC)
- {
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- REG_PC += 2;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapcc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if(M68KMAKE_CC)
- {
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- REG_PC += 4;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapv, 0, ., .)
- {
- if(COND_VC())
- {
- return;
- }
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- }
- M68KMAKE_OP(tst, 8, ., d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 8, ., .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 8, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCDI_8();
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 8, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCIX_8();
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 8, ., i)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_I_8();
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 16, ., d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 16, ., a)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = MAKE_INT_16(AY);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 16, ., .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 16, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCDI_16();
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 16, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCIX_16();
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 16, ., i)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_I_16();
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 32, ., d)
- {
- uint res = DY;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 32, ., a)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = AY;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 32, ., .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 32, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCDI_32();
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 32, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCIX_32();
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 32, ., i)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_I_32();
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(unlk, 32, ., a7)
- {
- REG_A[7] = m68ki_read_32(REG_A[7]);
- }
- M68KMAKE_OP(unlk, 32, ., .)
- {
- uint* r_dst = &AY;
- REG_A[7] = *r_dst;
- *r_dst = m68ki_pull_32();
- }
- M68KMAKE_OP(unpk, 16, rr, .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: DX and DY are reversed in Motorola's docs */
- uint src = DY;
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | (((((src << 4) & 0x0f00) | (src & 0x000f)) + OPER_I_16()) & 0xffff);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(unpk, 16, mm, ax7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint src = OPER_AY_PD_8();
- uint ea_dst;
- src = (((src << 4) & 0x0f00) | (src & 0x000f)) + OPER_I_16();
- ea_dst = EA_A7_PD_8();
- m68ki_write_8(ea_dst, (src >> 8) & 0xff);
- ea_dst = EA_A7_PD_8();
- m68ki_write_8(ea_dst, src & 0xff);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(unpk, 16, mm, ay7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint src = OPER_A7_PD_8();
- uint ea_dst;
- src = (((src << 4) & 0x0f00) | (src & 0x000f)) + OPER_I_16();
- ea_dst = EA_AX_PD_8();
- m68ki_write_8(ea_dst, (src >> 8) & 0xff);
- ea_dst = EA_AX_PD_8();
- m68ki_write_8(ea_dst, src & 0xff);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(unpk, 16, mm, axy7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_A7_PD_8();
- uint ea_dst;
- src = (((src << 4) & 0x0f00) | (src & 0x000f)) + OPER_I_16();
- ea_dst = EA_A7_PD_8();
- m68ki_write_8(ea_dst, (src >> 8) & 0xff);
- ea_dst = EA_A7_PD_8();
- m68ki_write_8(ea_dst, src & 0xff);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(unpk, 16, mm, .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint src = OPER_AY_PD_8();
- uint ea_dst;
- src = (((src << 4) & 0x0f00) | (src & 0x000f)) + OPER_I_16();
- ea_dst = EA_AX_PD_8();
- m68ki_write_8(ea_dst, (src >> 8) & 0xff);
- ea_dst = EA_AX_PD_8();
- m68ki_write_8(ea_dst, src & 0xff);
- return;
- }
- m68ki_exception_illegal();
- }
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_END
|