z80if.c 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279
  1. /*
  2. * PicoDrive
  3. * (C) notaz, 2007-2010
  4. *
  5. * This work is licensed under the terms of MAME license.
  6. * See COPYING file in the top-level directory.
  7. */
  8. #include <stddef.h>
  9. #include "pico_int.h"
  10. #include "memory.h"
  11. uptr z80_read_map [0x10000 >> Z80_MEM_SHIFT];
  12. uptr z80_write_map[0x10000 >> Z80_MEM_SHIFT];
  13. #ifdef _USE_DRZ80
  14. // this causes trouble in some cases, like doukutsu putting sp in bank area
  15. // no perf difference for most, upto 1-2% for some others
  16. //#define FAST_Z80SP
  17. struct DrZ80 drZ80;
  18. static void drz80_load_pcsp(u32 pc, u32 sp)
  19. {
  20. drZ80.Z80PC_BASE = z80_read_map[pc >> Z80_MEM_SHIFT];
  21. if (drZ80.Z80PC_BASE & (1<<31)) {
  22. elprintf(EL_STATUS|EL_ANOMALY, "load_pcsp: bad PC: %04x", pc);
  23. drZ80.Z80PC_BASE = drZ80.Z80PC = z80_read_map[0];
  24. } else {
  25. drZ80.Z80PC_BASE <<= 1;
  26. drZ80.Z80PC = drZ80.Z80PC_BASE + pc;
  27. }
  28. drZ80.Z80SP = sp;
  29. #ifdef FAST_Z80SP
  30. drZ80.Z80SP_BASE = z80_read_map[sp >> Z80_MEM_SHIFT];
  31. if (drZ80.Z80SP_BASE & (1<<31)) {
  32. elprintf(EL_STATUS|EL_ANOMALY, "load_pcsp: bad SP: %04x", sp);
  33. drZ80.Z80SP_BASE = z80_read_map[0];
  34. drZ80.Z80SP = drZ80.Z80SP_BASE + (1 << Z80_MEM_SHIFT);
  35. } else {
  36. drZ80.Z80SP_BASE <<= 1;
  37. drZ80.Z80SP = drZ80.Z80SP_BASE + sp;
  38. }
  39. #endif
  40. }
  41. // called only if internal xmap rebase fails
  42. static unsigned int dz80_rebase_pc(unsigned short pc)
  43. {
  44. elprintf(EL_STATUS|EL_ANOMALY, "dz80_rebase_pc: fail on %04x", pc);
  45. drZ80.Z80PC_BASE = z80_read_map[0] << 1;
  46. return drZ80.Z80PC_BASE;
  47. }
  48. static void dz80_noop_irq_ack(void) {}
  49. #ifdef FAST_Z80SP
  50. static u32 drz80_sp_base;
  51. static unsigned int dz80_rebase_sp(unsigned short sp)
  52. {
  53. elprintf(EL_STATUS|EL_ANOMALY, "dz80_rebase_sp: fail on %04x", sp);
  54. drZ80.Z80SP_BASE = z80_read_map[drz80_sp_base >> Z80_MEM_SHIFT] << 1;
  55. return drZ80.Z80SP_BASE + (1 << Z80_MEM_SHIFT) - 0x100;
  56. }
  57. #else
  58. #define dz80_rebase_sp NULL
  59. #endif
  60. #endif // _USE_DRZ80
  61. void z80_init(void)
  62. {
  63. #ifdef _USE_DRZ80
  64. memset(&drZ80, 0, sizeof(drZ80));
  65. drZ80.z80_rebasePC = dz80_rebase_pc;
  66. drZ80.z80_rebaseSP = dz80_rebase_sp;
  67. drZ80.z80_read8 = (void *)z80_read_map;
  68. drZ80.z80_read16 = NULL;
  69. drZ80.z80_write8 = (void *)z80_write_map;
  70. drZ80.z80_write16 = NULL;
  71. drZ80.z80_irq_callback = NULL;
  72. #endif
  73. #ifdef _USE_CZ80
  74. memset(&CZ80, 0, sizeof(CZ80));
  75. Cz80_Init(&CZ80);
  76. Cz80_Set_ReadB(&CZ80, NULL); // unused (hacked in)
  77. Cz80_Set_WriteB(&CZ80, NULL);
  78. #endif
  79. }
  80. void z80_reset(void)
  81. {
  82. #ifdef _USE_DRZ80
  83. drZ80.Z80I = 0;
  84. drZ80.Z80IM = 0;
  85. drZ80.Z80IF = 0;
  86. drZ80.z80irqvector = 0xff0000; // RST 38h
  87. drZ80.Z80PC_BASE = drZ80.Z80PC = z80_read_map[0] << 1;
  88. // others not changed, undefined on cold boot
  89. /*
  90. drZ80.Z80F = (1<<2); // set ZFlag
  91. drZ80.Z80F2 = (1<<2); // set ZFlag
  92. drZ80.Z80IX = 0xFFFF << 16;
  93. drZ80.Z80IY = 0xFFFF << 16;
  94. */
  95. #ifdef FAST_Z80SP
  96. // drZ80 is locked in single bank
  97. drz80_sp_base = (PicoIn.AHW & PAHW_SMS) ? 0xc000 : 0x0000;
  98. drZ80.Z80SP_BASE = z80_read_map[drz80_sp_base >> Z80_MEM_SHIFT] << 1;
  99. #endif
  100. drZ80.z80_irq_callback = NULL; // use auto-clear
  101. if (PicoIn.AHW & PAHW_SMS) {
  102. drZ80.Z80SP = drZ80.Z80SP_BASE + 0xdff0; // simulate BIOS
  103. drZ80.z80_irq_callback = dz80_noop_irq_ack;
  104. }
  105. // XXX: since we use direct SP pointer, it might make sense to force it to RAM,
  106. // but we'll rely on built-in stack protection for now
  107. #endif
  108. #ifdef _USE_CZ80
  109. Cz80_Reset(&CZ80);
  110. if (PicoIn.AHW & PAHW_SMS)
  111. Cz80_Set_Reg(&CZ80, CZ80_SP, 0xdff0);
  112. #endif
  113. }
  114. struct z80sr_main {
  115. u8 a, f;
  116. u8 b, c;
  117. u8 d, e;
  118. u8 h, l;
  119. };
  120. struct z80_state {
  121. char magic[4];
  122. // regs
  123. struct z80sr_main m; // main regs
  124. struct z80sr_main a; // alt (') regs
  125. u8 i, r;
  126. u16 ix, iy;
  127. u16 sp;
  128. u16 pc;
  129. // other
  130. u8 halted;
  131. u8 iff1, iff2;
  132. u8 im; // irq mode
  133. u8 irq_pending; // irq line level, 1 if active
  134. u8 irq_vector[3]; // up to 3 byte vector for irq mode0 handling
  135. u8 reserved[8];
  136. };
  137. void z80_pack(void *data)
  138. {
  139. struct z80_state *s = data;
  140. memset(data, 0, Z80_STATE_SIZE);
  141. strcpy(s->magic, "Z80");
  142. #if defined(_USE_DRZ80)
  143. #define DRR8(n) (drZ80.Z80##n >> 24)
  144. #define DRR16(n) (drZ80.Z80##n >> 16)
  145. #define DRR16H(n) (drZ80.Z80##n >> 24)
  146. #define DRR16L(n) ((drZ80.Z80##n >> 16) & 0xff)
  147. s->m.a = DRR8(A); s->m.f = drZ80.Z80F;
  148. s->m.b = DRR16H(BC); s->m.c = DRR16L(BC);
  149. s->m.d = DRR16H(DE); s->m.e = DRR16L(DE);
  150. s->m.h = DRR16H(HL); s->m.l = DRR16L(HL);
  151. s->a.a = DRR8(A2); s->a.f = drZ80.Z80F2;
  152. s->a.b = DRR16H(BC2); s->a.c = DRR16L(BC2);
  153. s->a.d = DRR16H(DE2); s->a.e = DRR16L(DE2);
  154. s->a.h = DRR16H(HL2); s->a.l = DRR16L(HL2);
  155. s->i = DRR8(I); s->r = drZ80.spare;
  156. s->ix = DRR16(IX); s->iy = DRR16(IY);
  157. s->sp = drZ80.Z80SP - drZ80.Z80SP_BASE;
  158. s->pc = drZ80.Z80PC - drZ80.Z80PC_BASE;
  159. s->halted = !!(drZ80.Z80IF & 4);
  160. s->iff1 = !!(drZ80.Z80IF & 1);
  161. s->iff2 = !!(drZ80.Z80IF & 2);
  162. s->im = drZ80.Z80IM;
  163. s->irq_pending = !!drZ80.Z80_IRQ;
  164. s->irq_vector[0] = drZ80.z80irqvector >> 16;
  165. s->irq_vector[1] = drZ80.z80irqvector >> 8;
  166. s->irq_vector[2] = drZ80.z80irqvector;
  167. #elif defined(_USE_CZ80)
  168. {
  169. const cz80_struc *CPU = &CZ80;
  170. s->m.a = zA; s->m.f = zF;
  171. s->m.b = zB; s->m.c = zC;
  172. s->m.d = zD; s->m.e = zE;
  173. s->m.h = zH; s->m.l = zL;
  174. s->a.a = zA2; s->a.f = zF2;
  175. s->a.b = CZ80.BC2.B.H; s->a.c = CZ80.BC2.B.L;
  176. s->a.d = CZ80.DE2.B.H; s->a.e = CZ80.DE2.B.L;
  177. s->a.h = CZ80.HL2.B.H; s->a.l = CZ80.HL2.B.L;
  178. s->i = zI; s->r = zR;
  179. s->ix = zIX; s->iy = zIY;
  180. s->sp = Cz80_Get_Reg(&CZ80, CZ80_SP);
  181. s->pc = Cz80_Get_Reg(&CZ80, CZ80_PC);
  182. s->halted = !!Cz80_Get_Reg(&CZ80, CZ80_HALT);
  183. s->iff1 = !!zIFF1;
  184. s->iff2 = !!zIFF2;
  185. s->im = zIM;
  186. s->irq_pending = (Cz80_Get_Reg(&CZ80, CZ80_IRQ) == HOLD_LINE);
  187. s->irq_vector[0] = 0xff;
  188. }
  189. #endif
  190. }
  191. int z80_unpack(const void *data)
  192. {
  193. const struct z80_state *s = data;
  194. if (strcmp(s->magic, "Z80") != 0) {
  195. elprintf(EL_STATUS, "legacy z80 state - ignored");
  196. return 0;
  197. }
  198. #if defined(_USE_DRZ80)
  199. #define DRW8(n, v) drZ80.Z80##n = (u32)(v) << 24
  200. #define DRW16(n, v) drZ80.Z80##n = (u32)(v) << 16
  201. #define DRW16HL(n, h, l) drZ80.Z80##n = ((u32)(h) << 24) | ((u32)(l) << 16)
  202. DRW8(A, s->m.a); drZ80.Z80F = s->m.f;
  203. DRW16HL(BC, s->m.b, s->m.c);
  204. DRW16HL(DE, s->m.d, s->m.e);
  205. DRW16HL(HL, s->m.h, s->m.l);
  206. DRW8(A2, s->a.a); drZ80.Z80F2 = s->a.f;
  207. DRW16HL(BC2, s->a.b, s->a.c);
  208. DRW16HL(DE2, s->a.d, s->a.e);
  209. DRW16HL(HL2, s->a.h, s->a.l);
  210. DRW8(I, s->i); drZ80.spare = s->r;
  211. DRW16(IX, s->ix); DRW16(IY, s->iy);
  212. drz80_load_pcsp(s->pc, s->sp);
  213. drZ80.Z80IF = 0;
  214. if (s->halted) drZ80.Z80IF |= 4;
  215. if (s->iff1) drZ80.Z80IF |= 1;
  216. if (s->iff2) drZ80.Z80IF |= 2;
  217. drZ80.Z80IM = s->im;
  218. drZ80.Z80_IRQ = s->irq_pending;
  219. drZ80.z80irqvector = ((u32)s->irq_vector[0] << 16) |
  220. ((u32)s->irq_vector[1] << 8) | s->irq_vector[2];
  221. return 0;
  222. #elif defined(_USE_CZ80)
  223. {
  224. cz80_struc *CPU = &CZ80;
  225. zA = s->m.a; zF = s->m.f;
  226. zB = s->m.b; zC = s->m.c;
  227. zD = s->m.d; zE = s->m.e;
  228. zH = s->m.h; zL = s->m.l;
  229. zA2 = s->a.a; zF2 = s->a.f;
  230. CZ80.BC2.B.H = s->a.b; CZ80.BC2.B.L = s->a.c;
  231. CZ80.DE2.B.H = s->a.d; CZ80.DE2.B.L = s->a.e;
  232. CZ80.HL2.B.H = s->a.h; CZ80.HL2.B.L = s->a.l;
  233. zI = s->i; zR = s->r;
  234. zIX = s->ix; zIY = s->iy;
  235. Cz80_Set_Reg(&CZ80, CZ80_SP, s->sp);
  236. Cz80_Set_Reg(&CZ80, CZ80_PC, s->pc);
  237. Cz80_Set_Reg(&CZ80, CZ80_HALT, s->halted);
  238. Cz80_Set_Reg(&CZ80, CZ80_IFF1, s->iff1);
  239. Cz80_Set_Reg(&CZ80, CZ80_IFF2, s->iff2);
  240. zIM = s->im;
  241. Cz80_Set_Reg(&CZ80, CZ80_IRQ, s->irq_pending ? HOLD_LINE : CLEAR_LINE);
  242. return 0;
  243. }
  244. #else
  245. return 0;
  246. #endif
  247. }
  248. void z80_exit(void)
  249. {
  250. }
  251. void z80_debug(char *dstr)
  252. {
  253. #if defined(_USE_DRZ80)
  254. sprintf(dstr, "Z80 state: PC: %04x SP: %04x\n", drZ80.Z80PC-drZ80.Z80PC_BASE, drZ80.Z80SP-drZ80.Z80SP_BASE);
  255. #elif defined(_USE_CZ80)
  256. sprintf(dstr, "Z80 state: PC: %04x SP: %04x\n", (unsigned int)(CZ80.PC - CZ80.BasePC), CZ80.SP.W);
  257. #endif
  258. }
  259. // vim:ts=2:sw=2:expandtab