123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095100961009710098100991010010101101021010310104101051010610107101081010910110101111011210113101141011510116101171011810119101201012110122101231012410125101261012710128101291013010131101321013310134101351013610137101381013910140101411014210143101441014510146101471014810149101501015110152101531015410155101561015710158101591016010161101621016310164101651016610167101681016910170101711017210173101741017510176101771017810179101801018110182101831018410185101861018710188101891019010191101921019310194101951019610197101981019910200102011020210203102041020510206102071020810209102101021110212102131021410215102161021710218102191022010221102221022310224102251022610227102281022910230102311023210233102341023510236102371023810239102401024110242102431024410245102461024710248102491025010251102521025310254102551025610257102581025910260102611026210263102641026510266102671026810269102701027110272102731027410275102761027710278102791028010281102821028310284102851028610287102881028910290102911029210293102941029510296102971029810299103001030110302103031030410305103061030710308103091031010311103121031310314103151031610317103181031910320103211032210323103241032510326103271032810329103301033110332103331033410335103361033710338103391034010341103421034310344103451034610347103481034910350103511035210353103541035510356103571035810359103601036110362103631036410365103661036710368103691037010371103721037310374103751037610377103781037910380103811038210383103841038510386103871038810389103901039110392103931039410395103961039710398103991040010401104021040310404104051040610407104081040910410104111041210413104141041510416104171041810419104201042110422104231042410425104261042710428104291043010431104321043310434104351043610437104381043910440104411044210443104441044510446104471044810449104501045110452104531045410455104561045710458104591046010461104621046310464104651046610467104681046910470104711047210473104741047510476104771047810479104801048110482104831048410485104861048710488104891049010491104921049310494104951049610497104981049910500105011050210503105041050510506105071050810509105101051110512105131051410515105161051710518105191052010521105221052310524105251052610527105281052910530105311053210533105341053510536105371053810539105401054110542105431054410545105461054710548105491055010551105521055310554105551055610557105581055910560105611056210563105641056510566105671056810569105701057110572105731057410575105761057710578105791058010581105821058310584105851058610587105881058910590105911059210593105941059510596105971059810599106001060110602106031060410605106061060710608106091061010611106121061310614106151061610617106181061910620106211062210623106241062510626106271062810629106301063110632106331063410635106361063710638106391064010641106421064310644106451064610647106481064910650106511065210653106541065510656106571065810659106601066110662106631066410665106661066710668106691067010671106721067310674106751067610677106781067910680106811068210683106841068510686106871068810689106901069110692106931069410695106961069710698106991070010701 |
- /*
- must fix:
- callm
- chk
- */
- /* ======================================================================== */
- /* ========================= LICENSING & COPYRIGHT ======================== */
- /* ======================================================================== */
- /*
- * MUSASHI
- * Version 3.31
- *
- * A portable Motorola M680x0 processor emulation engine.
- * Copyright 1998-2007 Karl Stenerud. All rights reserved.
- *
- * This code may be freely used for non-commercial purposes as long as this
- * copyright notice remains unaltered in the source code and any binary files
- * containing this code in compiled form.
- *
- * All other lisencing terms must be negotiated with the author
- * (Karl Stenerud).
- *
- * The latest version of this code can be obtained at:
- * http://kstenerud.cjb.net
- */
- /* Special thanks to Bart Trzynadlowski for his insight into the
- * undocumented features of this chip:
- *
- * http://dynarec.com/~bart/files/68knotes.txt
- */
- /* Input file for m68kmake
- * -----------------------
- *
- * All sections begin with 80 X's in a row followed by an end-of-line
- * sequence.
- * After this, m68kmake will expect to find one of the following section
- * identifiers:
- * M68KMAKE_PROTOTYPE_HEADER - header for opcode handler prototypes
- * M68KMAKE_PROTOTYPE_FOOTER - footer for opcode handler prototypes
- * M68KMAKE_TABLE_HEADER - header for opcode handler jumptable
- * M68KMAKE_TABLE_FOOTER - footer for opcode handler jumptable
- * M68KMAKE_TABLE_BODY - the table itself
- * M68KMAKE_OPCODE_HANDLER_HEADER - header for opcode handler implementation
- * M68KMAKE_OPCODE_HANDLER_FOOTER - footer for opcode handler implementation
- * M68KMAKE_OPCODE_HANDLER_BODY - body section for opcode handler implementation
- *
- * NOTE: M68KMAKE_OPCODE_HANDLER_BODY must be last in the file and
- * M68KMAKE_TABLE_BODY must be second last in the file.
- *
- * The M68KMAKE_OPHANDLER_BODY section contains the opcode handler
- * primitives themselves. Each opcode handler begins with:
- * M68KMAKE_OP(A, B, C, D)
- *
- * where A is the opcode handler name, B is the size of the operation,
- * C denotes any special processing mode, and D denotes a specific
- * addressing mode.
- * For C and D where nothing is specified, use "."
- *
- * Example:
- * M68KMAKE_OP(abcd, 8, rr, .) abcd, size 8, register to register, default EA
- * M68KMAKE_OP(abcd, 8, mm, ax7) abcd, size 8, memory to memory, register X is A7
- * M68KMAKE_OP(tst, 16, ., pcix) tst, size 16, PCIX addressing
- *
- * All opcode handler primitives end with a closing curly brace "}" at column 1
- *
- * NOTE: Do not place a M68KMAKE_OP() directive inside the opcode handler,
- * and do not put a closing curly brace at column 1 unless it is
- * marking the end of the handler!
- *
- * Inside the handler, m68kmake will recognize M68KMAKE_GET_OPER_xx_xx,
- * M68KMAKE_GET_EA_xx_xx, and M68KMAKE_CC directives, and create multiple
- * opcode handlers to handle variations in the opcode handler.
- * Note: M68KMAKE_CC will only be interpreted in condition code opcodes.
- * As well, M68KMAKE_GET_EA_xx_xx and M68KMAKE_GET_OPER_xx_xx will only
- * be interpreted on instructions where the corresponding table entry
- * specifies multiple effective addressing modes.
- * Example:
- * clr 32 . . 0100001010...... A+-DXWL... U U U 12 6 4
- *
- * This table entry says that the clr.l opcde has 7 variations (A+-DXWL).
- * It is run in user or supervisor mode for all CPUs, and uses 12 cycles for
- * 68000, 6 cycles for 68010, and 4 cycles for 68020.
- */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_PROTOTYPE_HEADER
- #ifndef M68KOPS__HEADER
- #define M68KOPS__HEADER
- /* ======================================================================== */
- /* ============================ OPCODE HANDLERS =========================== */
- /* ======================================================================== */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_PROTOTYPE_FOOTER
- /* Build the opcode handler table */
- void m68ki_build_opcode_table(void);
- extern void (*m68ki_instruction_jump_table[0x10000])(void); /* opcode handler jump table */
- extern unsigned char m68ki_cycles[][0x10000];
- /* ======================================================================== */
- /* ============================== END OF FILE ============================= */
- /* ======================================================================== */
- #endif /* M68KOPS__HEADER */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_TABLE_HEADER
- /* ======================================================================== */
- /* ========================= OPCODE TABLE BUILDER ========================= */
- /* ======================================================================== */
- #include "m68kops.h"
- #define NUM_CPU_TYPES 4
- void (*m68ki_instruction_jump_table[0x10000])(void); /* opcode handler jump table */
- unsigned char m68ki_cycles[NUM_CPU_TYPES][0x10000]; /* Cycles used by CPU type */
- /* This is used to generate the opcode handler jump table */
- typedef struct
- {
- void (*opcode_handler)(void); /* handler function */
- unsigned int mask; /* mask on opcode */
- unsigned int match; /* what to match after masking */
- unsigned char cycles[NUM_CPU_TYPES]; /* cycles each cpu type takes */
- } opcode_handler_struct;
- /* Opcode handler table */
- static opcode_handler_struct m68k_opcode_handler_table[] =
- {
- /* function mask match 000 010 020 040 */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_TABLE_FOOTER
- {0, 0, 0, {0, 0, 0, 0}}
- };
- /* Build the opcode handler jump table */
- void m68ki_build_opcode_table(void)
- {
- opcode_handler_struct *ostruct;
- int instr;
- int i;
- int j;
- int k;
- for(i = 0; i < 0x10000; i++)
- {
- /* default to illegal */
- m68ki_instruction_jump_table[i] = m68k_op_illegal;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][i] = 0;
- }
- ostruct = m68k_opcode_handler_table;
- while(ostruct->mask != 0xff00)
- {
- for(i = 0;i < 0x10000;i++)
- {
- if((i & ostruct->mask) == ostruct->match)
- {
- m68ki_instruction_jump_table[i] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][i] = ostruct->cycles[k];
- }
- }
- ostruct++;
- }
- while(ostruct->mask == 0xff00)
- {
- for(i = 0;i <= 0xff;i++)
- {
- m68ki_instruction_jump_table[ostruct->match | i] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][ostruct->match | i] = ostruct->cycles[k];
- }
- ostruct++;
- }
- while(ostruct->mask == 0xf1f8)
- {
- for(i = 0;i < 8;i++)
- {
- for(j = 0;j < 8;j++)
- {
- instr = ostruct->match | (i << 9) | j;
- m68ki_instruction_jump_table[instr] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][instr] = ostruct->cycles[k];
- }
- }
- ostruct++;
- }
- while(ostruct->mask == 0xfff0)
- {
- for(i = 0;i <= 0x0f;i++)
- {
- m68ki_instruction_jump_table[ostruct->match | i] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][ostruct->match | i] = ostruct->cycles[k];
- }
- ostruct++;
- }
- while(ostruct->mask == 0xf1ff)
- {
- for(i = 0;i <= 0x07;i++)
- {
- m68ki_instruction_jump_table[ostruct->match | (i << 9)] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][ostruct->match | (i << 9)] = ostruct->cycles[k];
- }
- ostruct++;
- }
- while(ostruct->mask == 0xfff8)
- {
- for(i = 0;i <= 0x07;i++)
- {
- m68ki_instruction_jump_table[ostruct->match | i] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][ostruct->match | i] = ostruct->cycles[k];
- }
- ostruct++;
- }
- while(ostruct->mask == 0xffff)
- {
- m68ki_instruction_jump_table[ostruct->match] = ostruct->opcode_handler;
- for(k=0;k<NUM_CPU_TYPES;k++)
- m68ki_cycles[k][ostruct->match] = ostruct->cycles[k];
- ostruct++;
- }
- }
- /* ======================================================================== */
- /* ============================== END OF FILE ============================= */
- /* ======================================================================== */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_OPCODE_HANDLER_HEADER
- #include "m68kcpu.h"
- extern void m68040_fpu_op0(void);
- extern void m68040_fpu_op1(void);
- /* ======================================================================== */
- /* ========================= INSTRUCTION HANDLERS ========================= */
- /* ======================================================================== */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_OPCODE_HANDLER_FOOTER
- /* ======================================================================== */
- /* ============================== END OF FILE ============================= */
- /* ======================================================================== */
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_TABLE_BODY
- The following table is arranged as follows:
- name: Opcode mnemonic
- size: Operation size
- spec proc: Special processing mode:
- .: normal
- s: static operand
- r: register operand
- rr: register to register
- mm: memory to memory
- er: effective address to register
- re: register to effective address
- dd: data register to data register
- da: data register to address register
- aa: address register to address register
- cr: control register to register
- rc: register to control register
- toc: to condition code register
- tos: to status register
- tou: to user stack pointer
- frc: from condition code register
- frs: from status register
- fru: from user stack pointer
- * for move.x, the special processing mode is a specific
- destination effective addressing mode.
- spec ea: Specific effective addressing mode:
- .: normal
- i: immediate
- d: data register
- a: address register
- ai: address register indirect
- pi: address register indirect with postincrement
- pd: address register indirect with predecrement
- di: address register indirect with displacement
- ix: address register indirect with index
- aw: absolute word address
- al: absolute long address
- pcdi: program counter relative with displacement
- pcix: program counter relative with index
- a7: register specified in instruction is A7
- ax7: register field X of instruction is A7
- ay7: register field Y of instruction is A7
- axy7: register fields X and Y of instruction are A7
- bit pattern: Pattern to recognize this opcode. "." means don't care.
- allowed ea: List of allowed addressing modes:
- .: not present
- A: address register indirect
- +: ARI (address register indirect) with postincrement
- -: ARI with predecrement
- D: ARI with displacement
- X: ARI with index
- W: absolute word address
- L: absolute long address
- d: program counter indirect with displacement
- x: program counter indirect with index
- I: immediate
- mode: CPU operating mode for each cpu type. U = user or supervisor,
- S = supervisor only, "." = opcode not present.
- cpu cycles: Base number of cycles required to execute this opcode on the
- specified CPU type.
- Use "." if CPU does not have this opcode.
- spec spec allowed ea mode cpu cycles
- name size proc ea bit pattern A+-DXWLdxI 0 1 2 4 000 010 020 040 comments
- ====== ==== ==== ==== ================ ========== = = = = === === === === =============
- M68KMAKE_TABLE_START
- 1010 0 . . 1010............ .......... U U U U 4 4 4 4
- 1111 0 . . 1111............ .......... U U U U 4 4 4 4
- 040fpu0 32 . . 11110010........ .......... . . . U . . . 0
- 040fpu1 32 . . 11110011........ .......... . . . U . . . 0
- abcd 8 rr . 1100...100000... .......... U U U U 6 6 4 4
- abcd 8 mm ax7 1100111100001... .......... U U U U 18 18 16 16
- abcd 8 mm ay7 1100...100001111 .......... U U U U 18 18 16 16
- abcd 8 mm axy7 1100111100001111 .......... U U U U 18 18 16 16
- abcd 8 mm . 1100...100001... .......... U U U U 18 18 16 16
- add 8 er d 1101...000000... .......... U U U U 4 4 2 2
- add 8 er . 1101...000...... A+-DXWLdxI U U U U 4 4 2 2
- add 16 er d 1101...001000... .......... U U U U 4 4 2 2
- add 16 er a 1101...001001... .......... U U U U 4 4 2 2
- add 16 er . 1101...001...... A+-DXWLdxI U U U U 4 4 2 2
- add 32 er d 1101...010000... .......... U U U U 6 6 2 2
- add 32 er a 1101...010001... .......... U U U U 6 6 2 2
- add 32 er . 1101...010...... A+-DXWLdxI U U U U 6 6 2 2
- add 8 re . 1101...100...... A+-DXWL... U U U U 8 8 4 4
- add 16 re . 1101...101...... A+-DXWL... U U U U 8 8 4 4
- add 32 re . 1101...110...... A+-DXWL... U U U U 12 12 4 4
- adda 16 . d 1101...011000... .......... U U U U 8 8 2 2
- adda 16 . a 1101...011001... .......... U U U U 8 8 2 2
- adda 16 . . 1101...011...... A+-DXWLdxI U U U U 8 8 2 2
- adda 32 . d 1101...111000... .......... U U U U 6 6 2 2
- adda 32 . a 1101...111001... .......... U U U U 6 6 2 2
- adda 32 . . 1101...111...... A+-DXWLdxI U U U U 6 6 2 2
- addi 8 . d 0000011000000... .......... U U U U 8 8 2 2
- addi 8 . . 0000011000...... A+-DXWL... U U U U 12 12 4 4
- addi 16 . d 0000011001000... .......... U U U U 8 8 2 2
- addi 16 . . 0000011001...... A+-DXWL... U U U U 12 12 4 4
- addi 32 . d 0000011010000... .......... U U U U 16 14 2 2
- addi 32 . . 0000011010...... A+-DXWL... U U U U 20 20 4 4
- addq 8 . d 0101...000000... .......... U U U U 4 4 2 2
- addq 8 . . 0101...000...... A+-DXWL... U U U U 8 8 4 4
- addq 16 . d 0101...001000... .......... U U U U 4 4 2 2
- addq 16 . a 0101...001001... .......... U U U U 8 8 2 2
- addq 16 . . 0101...001...... A+-DXWL... U U U U 8 8 4 4
- addq 32 . d 0101...010000... .......... U U U U 8 8 2 2
- addq 32 . a 0101...010001... .......... U U U U 8 8 2 2
- addq 32 . . 0101...010...... A+-DXWL... U U U U 12 12 4 4
- addx 8 rr . 1101...100000... .......... U U U U 4 4 2 2
- addx 16 rr . 1101...101000... .......... U U U U 4 4 2 2
- addx 32 rr . 1101...110000... .......... U U U U 8 6 2 2
- addx 8 mm ax7 1101111100001... .......... U U U U 18 18 12 12
- addx 8 mm ay7 1101...100001111 .......... U U U U 18 18 12 12
- addx 8 mm axy7 1101111100001111 .......... U U U U 18 18 12 12
- addx 8 mm . 1101...100001... .......... U U U U 18 18 12 12
- addx 16 mm . 1101...101001... .......... U U U U 18 18 12 12
- addx 32 mm . 1101...110001... .......... U U U U 30 30 12 12
- and 8 er d 1100...000000... .......... U U U U 4 4 2 2
- and 8 er . 1100...000...... A+-DXWLdxI U U U U 4 4 2 2
- and 16 er d 1100...001000... .......... U U U U 4 4 2 2
- and 16 er . 1100...001...... A+-DXWLdxI U U U U 4 4 2 2
- and 32 er d 1100...010000... .......... U U U U 6 6 2 2
- and 32 er . 1100...010...... A+-DXWLdxI U U U U 6 6 2 2
- and 8 re . 1100...100...... A+-DXWL... U U U U 8 8 4 4
- and 16 re . 1100...101...... A+-DXWL... U U U U 8 8 4 4
- and 32 re . 1100...110...... A+-DXWL... U U U U 12 12 4 4
- andi 16 toc . 0000001000111100 .......... U U U U 20 16 12 12
- andi 16 tos . 0000001001111100 .......... S S S S 20 16 12 12
- andi 8 . d 0000001000000... .......... U U U U 8 8 2 2
- andi 8 . . 0000001000...... A+-DXWL... U U U U 12 12 4 4
- andi 16 . d 0000001001000... .......... U U U U 8 8 2 2
- andi 16 . . 0000001001...... A+-DXWL... U U U U 12 12 4 4
- andi 32 . d 0000001010000... .......... U U U U 14 14 2 2
- andi 32 . . 0000001010...... A+-DXWL... U U U U 20 20 4 4
- asr 8 s . 1110...000000... .......... U U U U 6 6 6 6
- asr 16 s . 1110...001000... .......... U U U U 6 6 6 6
- asr 32 s . 1110...010000... .......... U U U U 8 8 6 6
- asr 8 r . 1110...000100... .......... U U U U 6 6 6 6
- asr 16 r . 1110...001100... .......... U U U U 6 6 6 6
- asr 32 r . 1110...010100... .......... U U U U 8 8 6 6
- asr 16 . . 1110000011...... A+-DXWL... U U U U 8 8 5 5
- asl 8 s . 1110...100000... .......... U U U U 6 6 8 8
- asl 16 s . 1110...101000... .......... U U U U 6 6 8 8
- asl 32 s . 1110...110000... .......... U U U U 8 8 8 8
- asl 8 r . 1110...100100... .......... U U U U 6 6 8 8
- asl 16 r . 1110...101100... .......... U U U U 6 6 8 8
- asl 32 r . 1110...110100... .......... U U U U 8 8 8 8
- asl 16 . . 1110000111...... A+-DXWL... U U U U 8 8 6 6
- bcc 8 . . 0110............ .......... U U U U 10 10 6 6
- bcc 16 . . 0110....00000000 .......... U U U U 10 10 6 6
- bcc 32 . . 0110....11111111 .......... U U U U 10 10 6 6
- bchg 8 r . 0000...101...... A+-DXWL... U U U U 8 8 4 4
- bchg 32 r d 0000...101000... .......... U U U U 8 8 4 4
- bchg 8 s . 0000100001...... A+-DXWL... U U U U 12 12 4 4
- bchg 32 s d 0000100001000... .......... U U U U 12 12 4 4
- bclr 8 r . 0000...110...... A+-DXWL... U U U U 8 10 4 4
- bclr 32 r d 0000...110000... .......... U U U U 10 10 4 4
- bclr 8 s . 0000100010...... A+-DXWL... U U U U 12 12 4 4
- bclr 32 s d 0000100010000... .......... U U U U 14 14 4 4
- bfchg 32 . d 1110101011000... .......... . . U U . . 12 12 timing not quite correct
- bfchg 32 . . 1110101011...... A..DXWL... . . U U . . 20 20
- bfclr 32 . d 1110110011000... .......... . . U U . . 12 12
- bfclr 32 . . 1110110011...... A..DXWL... . . U U . . 20 20
- bfexts 32 . d 1110101111000... .......... . . U U . . 8 8
- bfexts 32 . . 1110101111...... A..DXWLdx. . . U U . . 15 15
- bfextu 32 . d 1110100111000... .......... . . U U . . 8 8
- bfextu 32 . . 1110100111...... A..DXWLdx. . . U U . . 15 15
- bfffo 32 . d 1110110111000... .......... . . U U . . 18 18
- bfffo 32 . . 1110110111...... A..DXWLdx. . . U U . . 28 28
- bfins 32 . d 1110111111000... .......... . . U U . . 10 10
- bfins 32 . . 1110111111...... A..DXWL... . . U U . . 17 17
- bfset 32 . d 1110111011000... .......... . . U U . . 12 12
- bfset 32 . . 1110111011...... A..DXWL... . . U U . . 20 20
- bftst 32 . d 1110100011000... .......... . . U U . . 6 6
- bftst 32 . . 1110100011...... A..DXWLdx. . . U U . . 13 13
- bkpt 0 . . 0100100001001... .......... . U U U . 10 10 10
- bra 8 . . 01100000........ .......... U U U U 10 10 10 10
- bra 16 . . 0110000000000000 .......... U U U U 10 10 10 10
- bra 32 . . 0110000011111111 .......... U U U U 10 10 10 10
- bset 32 r d 0000...111000... .......... U U U U 8 8 4 4
- bset 8 r . 0000...111...... A+-DXWL... U U U U 8 8 4 4
- bset 8 s . 0000100011...... A+-DXWL... U U U U 12 12 4 4
- bset 32 s d 0000100011000... .......... U U U U 12 12 4 4
- bsr 8 . . 01100001........ .......... U U U U 18 18 7 7
- bsr 16 . . 0110000100000000 .......... U U U U 18 18 7 7
- bsr 32 . . 0110000111111111 .......... U U U U 18 18 7 7
- btst 8 r . 0000...100...... A+-DXWLdxI U U U U 4 4 4 4
- btst 32 r d 0000...100000... .......... U U U U 6 6 4 4
- btst 8 s . 0000100000...... A+-DXWLdx. U U U U 8 8 4 4
- btst 32 s d 0000100000000... .......... U U U U 10 10 4 4
- callm 32 . . 0000011011...... A..DXWLdx. . . U U . . 60 60 not properly emulated
- cas 8 . . 0000101011...... A+-DXWL... . . U U . . 12 12
- cas 16 . . 0000110011...... A+-DXWL... . . U U . . 12 12
- cas 32 . . 0000111011...... A+-DXWL... . . U U . . 12 12
- cas2 16 . . 0000110011111100 .......... . . U U . . 12 12
- cas2 32 . . 0000111011111100 .......... . . U U . . 12 12
- chk 16 . d 0100...110000... .......... U U U U 10 8 8 8
- chk 16 . . 0100...110...... A+-DXWLdxI U U U U 10 8 8 8
- chk 32 . d 0100...100000... .......... . . U U . . 8 8
- chk 32 . . 0100...100...... A+-DXWLdxI . . U U . . 8 8
- chk2cmp2 8 . pcdi 0000000011111010 .......... . . U U . . 23 23
- chk2cmp2 8 . pcix 0000000011111011 .......... . . U U . . 23 23
- chk2cmp2 8 . . 0000000011...... A..DXWL... . . U U . . 18 18
- chk2cmp2 16 . pcdi 0000001011111010 .......... . . U U . . 23 23
- chk2cmp2 16 . pcix 0000001011111011 .......... . . U U . . 23 23
- chk2cmp2 16 . . 0000001011...... A..DXWL... . . U U . . 18 18
- chk2cmp2 32 . pcdi 0000010011111010 .......... . . U U . . 23 23
- chk2cmp2 32 . pcix 0000010011111011 .......... . . U U . . 23 23
- chk2cmp2 32 . . 0000010011...... A..DXWL... . . U U . . 18 18
- clr 8 . d 0100001000000... .......... U U U U 4 4 2 2
- clr 8 . . 0100001000...... A+-DXWL... U U U U 8 4 4 4
- clr 16 . d 0100001001000... .......... U U U U 4 4 2 2
- clr 16 . . 0100001001...... A+-DXWL... U U U U 8 4 4 4
- clr 32 . d 0100001010000... .......... U U U U 6 6 2 2
- clr 32 . . 0100001010...... A+-DXWL... U U U U 12 6 4 4
- cmp 8 . d 1011...000000... .......... U U U U 4 4 2 2
- cmp 8 . . 1011...000...... A+-DXWLdxI U U U U 4 4 2 2
- cmp 16 . d 1011...001000... .......... U U U U 4 4 2 2
- cmp 16 . a 1011...001001... .......... U U U U 4 4 2 2
- cmp 16 . . 1011...001...... A+-DXWLdxI U U U U 4 4 2 2
- cmp 32 . d 1011...010000... .......... U U U U 6 6 2 2
- cmp 32 . a 1011...010001... .......... U U U U 6 6 2 2
- cmp 32 . . 1011...010...... A+-DXWLdxI U U U U 6 6 2 2
- cmpa 16 . d 1011...011000... .......... U U U U 6 6 4 4
- cmpa 16 . a 1011...011001... .......... U U U U 6 6 4 4
- cmpa 16 . . 1011...011...... A+-DXWLdxI U U U U 6 6 4 4
- cmpa 32 . d 1011...111000... .......... U U U U 6 6 4 4
- cmpa 32 . a 1011...111001... .......... U U U U 6 6 4 4
- cmpa 32 . . 1011...111...... A+-DXWLdxI U U U U 6 6 4 4
- cmpi 8 . d 0000110000000... .......... U U U U 8 8 2 2
- cmpi 8 . . 0000110000...... A+-DXWL... U U U U 8 8 2 2
- cmpi 8 . pcdi 0000110000111010 .......... . . U U . . 7 7
- cmpi 8 . pcix 0000110000111011 .......... . . U U . . 9 9
- cmpi 16 . d 0000110001000... .......... U U U U 8 8 2 2
- cmpi 16 . . 0000110001...... A+-DXWL... U U U U 8 8 2 2
- cmpi 16 . pcdi 0000110001111010 .......... . . U U . . 7 7
- cmpi 16 . pcix 0000110001111011 .......... . . U U . . 9 9
- cmpi 32 . d 0000110010000... .......... U U U U 14 12 2 2
- cmpi 32 . . 0000110010...... A+-DXWL... U U U U 12 12 2 2
- cmpi 32 . pcdi 0000110010111010 .......... . . U U . . 7 7
- cmpi 32 . pcix 0000110010111011 .......... . . U U . . 9 9
- cmpm 8 . ax7 1011111100001... .......... U U U U 12 12 9 9
- cmpm 8 . ay7 1011...100001111 .......... U U U U 12 12 9 9
- cmpm 8 . axy7 1011111100001111 .......... U U U U 12 12 9 9
- cmpm 8 . . 1011...100001... .......... U U U U 12 12 9 9
- cmpm 16 . . 1011...101001... .......... U U U U 12 12 9 9
- cmpm 32 . . 1011...110001... .......... U U U U 20 20 9 9
- cpbcc 32 . . 1111...01....... .......... . . U . . . 4 . unemulated
- cpdbcc 32 . . 1111...001001... .......... . . U . . . 4 . unemulated
- cpgen 32 . . 1111...000...... .......... . . U . . . 4 . unemulated
- cpscc 32 . . 1111...001...... .......... . . U . . . 4 . unemulated
- cptrapcc 32 . . 1111...001111... .......... . . U . . . 4 . unemulated
- dbt 16 . . 0101000011001... .......... U U U U 12 12 6 6
- dbf 16 . . 0101000111001... .......... U U U U 12 12 6 6
- dbcc 16 . . 0101....11001... .......... U U U U 12 12 6 6
- divs 16 . d 1000...111000... .......... U U U U 158 122 56 56
- divs 16 . . 1000...111...... A+-DXWLdxI U U U U 158 122 56 56
- divu 16 . d 1000...011000... .......... U U U U 140 108 44 44
- divu 16 . . 1000...011...... A+-DXWLdxI U U U U 140 108 44 44
- divl 32 . d 0100110001000... .......... . . U U . . 84 84
- divl 32 . . 0100110001...... A+-DXWLdxI . . U U . . 84 84
- eor 8 . d 1011...100000... .......... U U U U 4 4 2 2
- eor 8 . . 1011...100...... A+-DXWL... U U U U 8 8 4 4
- eor 16 . d 1011...101000... .......... U U U U 4 4 2 2
- eor 16 . . 1011...101...... A+-DXWL... U U U U 8 8 4 4
- eor 32 . d 1011...110000... .......... U U U U 8 6 2 2
- eor 32 . . 1011...110...... A+-DXWL... U U U U 12 12 4 4
- eori 16 toc . 0000101000111100 .......... U U U U 20 16 12 12
- eori 16 tos . 0000101001111100 .......... S S S S 20 16 12 12
- eori 8 . d 0000101000000... .......... U U U U 8 8 2 2
- eori 8 . . 0000101000...... A+-DXWL... U U U U 12 12 4 4
- eori 16 . d 0000101001000... .......... U U U U 8 8 2 2
- eori 16 . . 0000101001...... A+-DXWL... U U U U 12 12 4 4
- eori 32 . d 0000101010000... .......... U U U U 16 14 2 2
- eori 32 . . 0000101010...... A+-DXWL... U U U U 20 20 4 4
- exg 32 dd . 1100...101000... .......... U U U U 6 6 2 2
- exg 32 aa . 1100...101001... .......... U U U U 6 6 2 2
- exg 32 da . 1100...110001... .......... U U U U 6 6 2 2
- ext 16 . . 0100100010000... .......... U U U U 4 4 4 4
- ext 32 . . 0100100011000... .......... U U U U 4 4 4 4
- extb 32 . . 0100100111000... .......... . . U U . . 4 4
- illegal 0 . . 0100101011111100 .......... U U U U 4 4 4 4
- jmp 32 . . 0100111011...... A..DXWLdx. U U U U 4 4 0 0
- jsr 32 . . 0100111010...... A..DXWLdx. U U U U 12 12 0 0
- lea 32 . . 0100...111...... A..DXWLdx. U U U U 0 0 2 2
- link 16 . a7 0100111001010111 .......... U U U U 16 16 5 5
- link 16 . . 0100111001010... .......... U U U U 16 16 5 5
- link 32 . a7 0100100000001111 .......... . . U U . . 6 6
- link 32 . . 0100100000001... .......... . . U U . . 6 6
- lsr 8 s . 1110...000001... .......... U U U U 6 6 4 4
- lsr 16 s . 1110...001001... .......... U U U U 6 6 4 4
- lsr 32 s . 1110...010001... .......... U U U U 8 8 4 4
- lsr 8 r . 1110...000101... .......... U U U U 6 6 6 6
- lsr 16 r . 1110...001101... .......... U U U U 6 6 6 6
- lsr 32 r . 1110...010101... .......... U U U U 8 8 6 6
- lsr 16 . . 1110001011...... A+-DXWL... U U U U 8 8 5 5
- lsl 8 s . 1110...100001... .......... U U U U 6 6 4 4
- lsl 16 s . 1110...101001... .......... U U U U 6 6 4 4
- lsl 32 s . 1110...110001... .......... U U U U 8 8 4 4
- lsl 8 r . 1110...100101... .......... U U U U 6 6 6 6
- lsl 16 r . 1110...101101... .......... U U U U 6 6 6 6
- lsl 32 r . 1110...110101... .......... U U U U 8 8 6 6
- lsl 16 . . 1110001111...... A+-DXWL... U U U U 8 8 5 5
- move 8 d d 0001...000000... .......... U U U U 4 4 2 2
- move 8 d . 0001...000...... A+-DXWLdxI U U U U 4 4 2 2
- move 8 ai d 0001...010000... .......... U U U U 8 8 4 4
- move 8 ai . 0001...010...... A+-DXWLdxI U U U U 8 8 4 4
- move 8 pi d 0001...011000... .......... U U U U 8 8 4 4
- move 8 pi . 0001...011...... A+-DXWLdxI U U U U 8 8 4 4
- move 8 pi7 d 0001111011000... .......... U U U U 8 8 4 4
- move 8 pi7 . 0001111011...... A+-DXWLdxI U U U U 8 8 4 4
- move 8 pd d 0001...100000... .......... U U U U 8 8 5 5
- move 8 pd . 0001...100...... A+-DXWLdxI U U U U 8 8 5 5
- move 8 pd7 d 0001111100000... .......... U U U U 8 8 5 5
- move 8 pd7 . 0001111100...... A+-DXWLdxI U U U U 8 8 5 5
- move 8 di d 0001...101000... .......... U U U U 12 12 5 5
- move 8 di . 0001...101...... A+-DXWLdxI U U U U 12 12 5 5
- move 8 ix d 0001...110000... .......... U U U U 14 14 7 7
- move 8 ix . 0001...110...... A+-DXWLdxI U U U U 14 14 7 7
- move 8 aw d 0001000111000... .......... U U U U 12 12 4 4
- move 8 aw . 0001000111...... A+-DXWLdxI U U U U 12 12 4 4
- move 8 al d 0001001111000... .......... U U U U 16 16 6 6
- move 8 al . 0001001111...... A+-DXWLdxI U U U U 16 16 6 6
- move 16 d d 0011...000000... .......... U U U U 4 4 2 2
- move 16 d a 0011...000001... .......... U U U U 4 4 2 2
- move 16 d . 0011...000...... A+-DXWLdxI U U U U 4 4 2 2
- move 16 ai d 0011...010000... .......... U U U U 8 8 4 4
- move 16 ai a 0011...010001... .......... U U U U 8 8 4 4
- move 16 ai . 0011...010...... A+-DXWLdxI U U U U 8 8 4 4
- move 16 pi d 0011...011000... .......... U U U U 8 8 4 4
- move 16 pi a 0011...011001... .......... U U U U 8 8 4 4
- move 16 pi . 0011...011...... A+-DXWLdxI U U U U 8 8 4 4
- move 16 pd d 0011...100000... .......... U U U U 8 8 5 5
- move 16 pd a 0011...100001... .......... U U U U 8 8 5 5
- move 16 pd . 0011...100...... A+-DXWLdxI U U U U 8 8 5 5
- move 16 di d 0011...101000... .......... U U U U 12 12 5 5
- move 16 di a 0011...101001... .......... U U U U 12 12 5 5
- move 16 di . 0011...101...... A+-DXWLdxI U U U U 12 12 5 5
- move 16 ix d 0011...110000... .......... U U U U 14 14 7 7
- move 16 ix a 0011...110001... .......... U U U U 14 14 7 7
- move 16 ix . 0011...110...... A+-DXWLdxI U U U U 14 14 7 7
- move 16 aw d 0011000111000... .......... U U U U 12 12 4 4
- move 16 aw a 0011000111001... .......... U U U U 12 12 4 4
- move 16 aw . 0011000111...... A+-DXWLdxI U U U U 12 12 4 4
- move 16 al d 0011001111000... .......... U U U U 16 16 6 6
- move 16 al a 0011001111001... .......... U U U U 16 16 6 6
- move 16 al . 0011001111...... A+-DXWLdxI U U U U 16 16 6 6
- move 32 d d 0010...000000... .......... U U U U 4 4 2 2
- move 32 d a 0010...000001... .......... U U U U 4 4 2 2
- move 32 d . 0010...000...... A+-DXWLdxI U U U U 4 4 2 2
- move 32 ai d 0010...010000... .......... U U U U 12 12 4 4
- move 32 ai a 0010...010001... .......... U U U U 12 12 4 4
- move 32 ai . 0010...010...... A+-DXWLdxI U U U U 12 12 4 4
- move 32 pi d 0010...011000... .......... U U U U 12 12 4 4
- move 32 pi a 0010...011001... .......... U U U U 12 12 4 4
- move 32 pi . 0010...011...... A+-DXWLdxI U U U U 12 12 4 4
- move 32 pd d 0010...100000... .......... U U U U 12 14 5 5
- move 32 pd a 0010...100001... .......... U U U U 12 14 5 5
- move 32 pd . 0010...100...... A+-DXWLdxI U U U U 12 14 5 5
- move 32 di d 0010...101000... .......... U U U U 16 16 5 5
- move 32 di a 0010...101001... .......... U U U U 16 16 5 5
- move 32 di . 0010...101...... A+-DXWLdxI U U U U 16 16 5 5
- move 32 ix d 0010...110000... .......... U U U U 18 18 7 7
- move 32 ix a 0010...110001... .......... U U U U 18 18 7 7
- move 32 ix . 0010...110...... A+-DXWLdxI U U U U 18 18 7 7
- move 32 aw d 0010000111000... .......... U U U U 16 16 4 4
- move 32 aw a 0010000111001... .......... U U U U 16 16 4 4
- move 32 aw . 0010000111...... A+-DXWLdxI U U U U 16 16 4 4
- move 32 al d 0010001111000... .......... U U U U 20 20 6 6
- move 32 al a 0010001111001... .......... U U U U 20 20 6 6
- move 32 al . 0010001111...... A+-DXWLdxI U U U U 20 20 6 6
- movea 16 . d 0011...001000... .......... U U U U 4 4 2 2
- movea 16 . a 0011...001001... .......... U U U U 4 4 2 2
- movea 16 . . 0011...001...... A+-DXWLdxI U U U U 4 4 2 2
- movea 32 . d 0010...001000... .......... U U U U 4 4 2 2
- movea 32 . a 0010...001001... .......... U U U U 4 4 2 2
- movea 32 . . 0010...001...... A+-DXWLdxI U U U U 4 4 2 2
- move 16 frc d 0100001011000... .......... . U U U . 4 4 4
- move 16 frc . 0100001011...... A+-DXWL... . U U U . 8 4 4
- move 16 toc d 0100010011000... .......... U U U U 12 12 4 4
- move 16 toc . 0100010011...... A+-DXWLdxI U U U U 12 12 4 4
- move 16 frs d 0100000011000... .......... U S S S 6 4 8 8 U only for 000
- move 16 frs . 0100000011...... A+-DXWL... U S S S 8 8 8 8 U only for 000
- move 16 tos d 0100011011000... .......... S S S S 12 12 8 8
- move 16 tos . 0100011011...... A+-DXWLdxI S S S S 12 12 8 8
- move 32 fru . 0100111001101... .......... S S S S 4 6 2 2
- move 32 tou . 0100111001100... .......... S S S S 4 6 2 2
- movec 32 cr . 0100111001111010 .......... . S S S . 12 6 6
- movec 32 rc . 0100111001111011 .......... . S S S . 10 12 12
- movem 16 re pd 0100100010100... .......... U U U U 8 8 4 4
- movem 16 re . 0100100010...... A..DXWL... U U U U 8 8 4 4
- movem 32 re pd 0100100011100... .......... U U U U 8 8 4 4
- movem 32 re . 0100100011...... A..DXWL... U U U U 8 8 4 4
- movem 16 er pi 0100110010011... .......... U U U U 12 12 8 8
- movem 16 er pcdi 0100110010111010 .......... U U U U 16 16 9 9
- movem 16 er pcix 0100110010111011 .......... U U U U 18 18 11 11
- movem 16 er . 0100110010...... A..DXWL... U U U U 12 12 8 8
- movem 32 er pi 0100110011011... .......... U U U U 12 12 8 8
- movem 32 er pcdi 0100110011111010 .......... U U U U 16 16 9 9
- movem 32 er pcix 0100110011111011 .......... U U U U 18 18 11 11
- movem 32 er . 0100110011...... A..DXWL... U U U U 12 12 8 8
- movep 16 er . 0000...100001... .......... U U U U 16 16 12 12
- movep 32 er . 0000...101001... .......... U U U U 24 24 18 18
- movep 16 re . 0000...110001... .......... U U U U 16 16 11 11
- movep 32 re . 0000...111001... .......... U U U U 24 24 17 17
- moveq 32 . . 0111...0........ .......... U U U U 4 4 2 2
- moves 8 . . 0000111000...... A+-DXWL... . S S S . 14 5 5
- moves 16 . . 0000111001...... A+-DXWL... . S S S . 14 5 5
- moves 32 . . 0000111010...... A+-DXWL... . S S S . 16 5 5
- move16 32 . . 1111011000100... .......... . . . U . . . 4 TODO: correct timing
- muls 16 . d 1100...111000... .......... U U U U 54 32 27 27
- muls 16 . . 1100...111...... A+-DXWLdxI U U U U 54 32 27 27
- mulu 16 . d 1100...011000... .......... U U U U 54 30 27 27
- mulu 16 . . 1100...011...... A+-DXWLdxI U U U U 54 30 27 27
- mull 32 . d 0100110000000... .......... . . U U . . 43 43
- mull 32 . . 0100110000...... A+-DXWLdxI . . U U . . 43 43
- nbcd 8 . d 0100100000000... .......... U U U U 6 6 6 6
- nbcd 8 . . 0100100000...... A+-DXWL... U U U U 8 8 6 6
- neg 8 . d 0100010000000... .......... U U U U 4 4 2 2
- neg 8 . . 0100010000...... A+-DXWL... U U U U 8 8 4 4
- neg 16 . d 0100010001000... .......... U U U U 4 4 2 2
- neg 16 . . 0100010001...... A+-DXWL... U U U U 8 8 4 4
- neg 32 . d 0100010010000... .......... U U U U 6 6 2 2
- neg 32 . . 0100010010...... A+-DXWL... U U U U 12 12 4 4
- negx 8 . d 0100000000000... .......... U U U U 4 4 2 2
- negx 8 . . 0100000000...... A+-DXWL... U U U U 8 8 4 4
- negx 16 . d 0100000001000... .......... U U U U 4 4 2 2
- negx 16 . . 0100000001...... A+-DXWL... U U U U 8 8 4 4
- negx 32 . d 0100000010000... .......... U U U U 6 6 2 2
- negx 32 . . 0100000010...... A+-DXWL... U U U U 12 12 4 4
- nop 0 . . 0100111001110001 .......... U U U U 4 4 2 2
- not 8 . d 0100011000000... .......... U U U U 4 4 2 2
- not 8 . . 0100011000...... A+-DXWL... U U U U 8 8 4 4
- not 16 . d 0100011001000... .......... U U U U 4 4 2 2
- not 16 . . 0100011001...... A+-DXWL... U U U U 8 8 4 4
- not 32 . d 0100011010000... .......... U U U U 6 6 2 2
- not 32 . . 0100011010...... A+-DXWL... U U U U 12 12 4 4
- or 8 er d 1000...000000... .......... U U U U 4 4 2 2
- or 8 er . 1000...000...... A+-DXWLdxI U U U U 4 4 2 2
- or 16 er d 1000...001000... .......... U U U U 4 4 2 2
- or 16 er . 1000...001...... A+-DXWLdxI U U U U 4 4 2 2
- or 32 er d 1000...010000... .......... U U U U 6 6 2 2
- or 32 er . 1000...010...... A+-DXWLdxI U U U U 6 6 2 2
- or 8 re . 1000...100...... A+-DXWL... U U U U 8 8 4 4
- or 16 re . 1000...101...... A+-DXWL... U U U U 8 8 4 4
- or 32 re . 1000...110...... A+-DXWL... U U U U 12 12 4 4
- ori 16 toc . 0000000000111100 .......... U U U U 20 16 12 12
- ori 16 tos . 0000000001111100 .......... S S S S 20 16 12 12
- ori 8 . d 0000000000000... .......... U U U U 8 8 2 2
- ori 8 . . 0000000000...... A+-DXWL... U U U U 12 12 4 4
- ori 16 . d 0000000001000... .......... U U U U 8 8 2 2
- ori 16 . . 0000000001...... A+-DXWL... U U U U 12 12 4 4
- ori 32 . d 0000000010000... .......... U U U U 16 14 2 2
- ori 32 . . 0000000010...... A+-DXWL... U U U U 20 20 4 4
- pack 16 rr . 1000...101000... .......... . . U U . . 6 6
- pack 16 mm ax7 1000111101001... .......... . . U U . . 13 13
- pack 16 mm ay7 1000...101001111 .......... . . U U . . 13 13
- pack 16 mm axy7 1000111101001111 .......... . . U U . . 13 13
- pack 16 mm . 1000...101001... .......... . . U U . . 13 13
- pea 32 . . 0100100001...... A..DXWLdx. U U U U 6 6 5 5
- pflush 32 . . 1111010100011000 .......... . . . S . . . 4 TODO: correct timing
- reset 0 . . 0100111001110000 .......... S S S S 0 0 0 0
- ror 8 s . 1110...000011... .......... U U U U 6 6 8 8
- ror 16 s . 1110...001011... .......... U U U U 6 6 8 8
- ror 32 s . 1110...010011... .......... U U U U 8 8 8 8
- ror 8 r . 1110...000111... .......... U U U U 6 6 8 8
- ror 16 r . 1110...001111... .......... U U U U 6 6 8 8
- ror 32 r . 1110...010111... .......... U U U U 8 8 8 8
- ror 16 . . 1110011011...... A+-DXWL... U U U U 8 8 7 7
- rol 8 s . 1110...100011... .......... U U U U 6 6 8 8
- rol 16 s . 1110...101011... .......... U U U U 6 6 8 8
- rol 32 s . 1110...110011... .......... U U U U 8 8 8 8
- rol 8 r . 1110...100111... .......... U U U U 6 6 8 8
- rol 16 r . 1110...101111... .......... U U U U 6 6 8 8
- rol 32 r . 1110...110111... .......... U U U U 8 8 8 8
- rol 16 . . 1110011111...... A+-DXWL... U U U U 8 8 7 7
- roxr 8 s . 1110...000010... .......... U U U U 6 6 12 12
- roxr 16 s . 1110...001010... .......... U U U U 6 6 12 12
- roxr 32 s . 1110...010010... .......... U U U U 8 8 12 12
- roxr 8 r . 1110...000110... .......... U U U U 6 6 12 12
- roxr 16 r . 1110...001110... .......... U U U U 6 6 12 12
- roxr 32 r . 1110...010110... .......... U U U U 8 8 12 12
- roxr 16 . . 1110010011...... A+-DXWL... U U U U 8 8 5 5
- roxl 8 s . 1110...100010... .......... U U U U 6 6 12 12
- roxl 16 s . 1110...101010... .......... U U U U 6 6 12 12
- roxl 32 s . 1110...110010... .......... U U U U 8 8 12 12
- roxl 8 r . 1110...100110... .......... U U U U 6 6 12 12
- roxl 16 r . 1110...101110... .......... U U U U 6 6 12 12
- roxl 32 r . 1110...110110... .......... U U U U 8 8 12 12
- roxl 16 . . 1110010111...... A+-DXWL... U U U U 8 8 5 5
- rtd 32 . . 0100111001110100 .......... . U U U . 16 10 10
- rte 32 . . 0100111001110011 .......... S S S S 20 24 20 20 bus fault not emulated
- rtm 32 . . 000001101100.... .......... . . U U . . 19 19 not properly emulated
- rtr 32 . . 0100111001110111 .......... U U U U 20 20 14 14
- rts 32 . . 0100111001110101 .......... U U U U 16 16 10 10
- sbcd 8 rr . 1000...100000... .......... U U U U 6 6 4 4
- sbcd 8 mm ax7 1000111100001... .......... U U U U 18 18 16 16
- sbcd 8 mm ay7 1000...100001111 .......... U U U U 18 18 16 16
- sbcd 8 mm axy7 1000111100001111 .......... U U U U 18 18 16 16
- sbcd 8 mm . 1000...100001... .......... U U U U 18 18 16 16
- st 8 . d 0101000011000... .......... U U U U 6 4 4 4
- st 8 . . 0101000011...... A+-DXWL... U U U U 8 8 6 6
- sf 8 . d 0101000111000... .......... U U U U 4 4 4 4
- sf 8 . . 0101000111...... A+-DXWL... U U U U 8 8 6 6
- scc 8 . d 0101....11000... .......... U U U U 4 4 4 4
- scc 8 . . 0101....11...... A+-DXWL... U U U U 8 8 6 6
- stop 0 . . 0100111001110010 .......... S S S S 4 4 8 8
- sub 8 er d 1001...000000... .......... U U U U 4 4 2 2
- sub 8 er . 1001...000...... A+-DXWLdxI U U U U 4 4 2 2
- sub 16 er d 1001...001000... .......... U U U U 4 4 2 2
- sub 16 er a 1001...001001... .......... U U U U 4 4 2 2
- sub 16 er . 1001...001...... A+-DXWLdxI U U U U 4 4 2 2
- sub 32 er d 1001...010000... .......... U U U U 6 6 2 2
- sub 32 er a 1001...010001... .......... U U U U 6 6 2 2
- sub 32 er . 1001...010...... A+-DXWLdxI U U U U 6 6 2 2
- sub 8 re . 1001...100...... A+-DXWL... U U U U 8 8 4 4
- sub 16 re . 1001...101...... A+-DXWL... U U U U 8 8 4 4
- sub 32 re . 1001...110...... A+-DXWL... U U U U 12 12 4 4
- suba 16 . d 1001...011000... .......... U U U U 8 8 2 2
- suba 16 . a 1001...011001... .......... U U U U 8 8 2 2
- suba 16 . . 1001...011...... A+-DXWLdxI U U U U 8 8 2 2
- suba 32 . d 1001...111000... .......... U U U U 6 6 2 2
- suba 32 . a 1001...111001... .......... U U U U 6 6 2 2
- suba 32 . . 1001...111...... A+-DXWLdxI U U U U 6 6 2 2
- subi 8 . d 0000010000000... .......... U U U U 8 8 2 2
- subi 8 . . 0000010000...... A+-DXWL... U U U U 12 12 4 4
- subi 16 . d 0000010001000... .......... U U U U 8 8 2 2
- subi 16 . . 0000010001...... A+-DXWL... U U U U 12 12 4 4
- subi 32 . d 0000010010000... .......... U U U U 16 14 2 2
- subi 32 . . 0000010010...... A+-DXWL... U U U U 20 20 4 4
- subq 8 . d 0101...100000... .......... U U U U 4 4 2 2
- subq 8 . . 0101...100...... A+-DXWL... U U U U 8 8 4 4
- subq 16 . d 0101...101000... .......... U U U U 4 4 2 2
- subq 16 . a 0101...101001... .......... U U U U 8 4 2 2
- subq 16 . . 0101...101...... A+-DXWL... U U U U 8 8 4 4
- subq 32 . d 0101...110000... .......... U U U U 8 8 2 2
- subq 32 . a 0101...110001... .......... U U U U 8 8 2 2
- subq 32 . . 0101...110...... A+-DXWL... U U U U 12 12 4 4
- subx 8 rr . 1001...100000... .......... U U U U 4 4 2 2
- subx 16 rr . 1001...101000... .......... U U U U 4 4 2 2
- subx 32 rr . 1001...110000... .......... U U U U 8 6 2 2
- subx 8 mm ax7 1001111100001... .......... U U U U 18 18 12 12
- subx 8 mm ay7 1001...100001111 .......... U U U U 18 18 12 12
- subx 8 mm axy7 1001111100001111 .......... U U U U 18 18 12 12
- subx 8 mm . 1001...100001... .......... U U U U 18 18 12 12
- subx 16 mm . 1001...101001... .......... U U U U 18 18 12 12
- subx 32 mm . 1001...110001... .......... U U U U 30 30 12 12
- swap 32 . . 0100100001000... .......... U U U U 4 4 4 4
- tas 8 . d 0100101011000... .......... U U U U 4 4 4 4
- tas 8 . . 0100101011...... A+-DXWL... U U U U 14 14 12 12
- trap 0 . . 010011100100.... .......... U U U U 4 4 4 4
- trapt 0 . . 0101000011111100 .......... . . U U . . 4 4
- trapt 16 . . 0101000011111010 .......... . . U U . . 6 6
- trapt 32 . . 0101000011111011 .......... . . U U . . 8 8
- trapf 0 . . 0101000111111100 .......... . . U U . . 4 4
- trapf 16 . . 0101000111111010 .......... . . U U . . 6 6
- trapf 32 . . 0101000111111011 .......... . . U U . . 8 8
- trapcc 0 . . 0101....11111100 .......... . . U U . . 4 4
- trapcc 16 . . 0101....11111010 .......... . . U U . . 6 6
- trapcc 32 . . 0101....11111011 .......... . . U U . . 8 8
- trapv 0 . . 0100111001110110 .......... U U U U 4 4 4 4
- tst 8 . d 0100101000000... .......... U U U U 4 4 2 2
- tst 8 . . 0100101000...... A+-DXWL... U U U U 4 4 2 2
- tst 8 . pcdi 0100101000111010 .......... . . U U . . 7 7
- tst 8 . pcix 0100101000111011 .......... . . U U . . 9 9
- tst 8 . i 0100101000111100 .......... . . U U . . 6 6
- tst 16 . d 0100101001000... .......... U U U U 4 4 2 2
- tst 16 . a 0100101001001... .......... . . U U . . 2 2
- tst 16 . . 0100101001...... A+-DXWL... U U U U 4 4 2 2
- tst 16 . pcdi 0100101001111010 .......... . . U U . . 7 7
- tst 16 . pcix 0100101001111011 .......... . . U U . . 9 9
- tst 16 . i 0100101001111100 .......... . . U U . . 6 6
- tst 32 . d 0100101010000... .......... U U U U 4 4 2 2
- tst 32 . a 0100101010001... .......... . . U U . . 2 2
- tst 32 . . 0100101010...... A+-DXWL... U U U U 4 4 2 2
- tst 32 . pcdi 0100101010111010 .......... . . U U . . 7 7
- tst 32 . pcix 0100101010111011 .......... . . U U . . 9 9
- tst 32 . i 0100101010111100 .......... . . U U . . 6 6
- unlk 32 . a7 0100111001011111 .......... U U U U 12 12 6 6
- unlk 32 . . 0100111001011... .......... U U U U 12 12 6 6
- unpk 16 rr . 1000...110000... .......... . . U U . . 8 8
- unpk 16 mm ax7 1000111110001... .......... . . U U . . 13 13
- unpk 16 mm ay7 1000...110001111 .......... . . U U . . 13 13
- unpk 16 mm axy7 1000111110001111 .......... . . U U . . 13 13
- unpk 16 mm . 1000...110001... .......... . . U U . . 13 13
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_OPCODE_HANDLER_BODY
- M68KMAKE_OP(1010, 0, ., .)
- {
- m68ki_exception_1010();
- }
- M68KMAKE_OP(1111, 0, ., .)
- {
- m68ki_exception_1111();
- }
- M68KMAKE_OP(040fpu0, 32, ., .)
- {
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- m68040_fpu_op0();
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(040fpu1, 32, ., .)
- {
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- m68040_fpu_op1();
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(abcd, 8, rr, .)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = LOW_NIBBLE(src) + LOW_NIBBLE(dst) + XFLAG_AS_1();
- uint corf = 0;
- if(res > 9)
- corf = 6;
- res += HIGH_NIBBLE(src) + HIGH_NIBBLE(dst);
- FLAG_V = ~res; /* Undefined V behavior */
- res += corf;
- FLAG_X = FLAG_C = (res > 0x9f) << 8;
- if(FLAG_C)
- res -= 0xa0;
- FLAG_V &= res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- }
- M68KMAKE_OP(abcd, 8, mm, ax7)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(src) + LOW_NIBBLE(dst) + XFLAG_AS_1();
- uint corf = 0;
- if(res > 9)
- corf = 6;
- res += HIGH_NIBBLE(src) + HIGH_NIBBLE(dst);
- FLAG_V = ~res; /* Undefined V behavior */
- res += corf;
- FLAG_X = FLAG_C = (res > 0x9f) << 8;
- if(FLAG_C)
- res -= 0xa0;
- FLAG_V &= res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(abcd, 8, mm, ay7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(src) + LOW_NIBBLE(dst) + XFLAG_AS_1();
- uint corf = 0;
- if(res > 9)
- corf = 6;
- res += HIGH_NIBBLE(src) + HIGH_NIBBLE(dst);
- FLAG_V = ~res; /* Undefined V behavior */
- res += corf;
- FLAG_X = FLAG_C = (res > 0x9f) << 8;
- if(FLAG_C)
- res -= 0xa0;
- FLAG_V &= res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(abcd, 8, mm, axy7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(src) + LOW_NIBBLE(dst) + XFLAG_AS_1();
- uint corf = 0;
- if(res > 9)
- corf = 6;
- res += HIGH_NIBBLE(src) + HIGH_NIBBLE(dst);
- FLAG_V = ~res; /* Undefined V behavior */
- res += corf;
- FLAG_X = FLAG_C = (res > 0x9f) << 8;
- if(FLAG_C)
- res -= 0xa0;
- FLAG_V &= res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(abcd, 8, mm, .)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(src) + LOW_NIBBLE(dst) + XFLAG_AS_1();
- uint corf = 0;
- if(res > 9)
- corf = 6;
- res += HIGH_NIBBLE(src) + HIGH_NIBBLE(dst);
- FLAG_V = ~res; /* Undefined V behavior */
- res += corf;
- FLAG_X = FLAG_C = (res > 0x9f) << 8;
- if(FLAG_C)
- res -= 0xa0;
- FLAG_V &= res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(add, 8, er, d)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_8(DY);
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(add, 8, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_8;
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(add, 16, er, d)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(DY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(add, 16, er, a)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(AY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(add, 16, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_16;
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(add, 32, er, d)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(add, 32, er, a)
- {
- uint* r_dst = &DX;
- uint src = AY;
- uint dst = *r_dst;
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(add, 32, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_32;
- uint dst = *r_dst;
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(add, 8, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = MASK_OUT_ABOVE_8(DX);
- uint dst = m68ki_read_8(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(add, 16, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = MASK_OUT_ABOVE_16(DX);
- uint dst = m68ki_read_16(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(add, 32, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint src = DX;
- uint dst = m68ki_read_32(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(adda, 16, ., d)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + MAKE_INT_16(DY));
- }
- M68KMAKE_OP(adda, 16, ., a)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + MAKE_INT_16(AY));
- }
- M68KMAKE_OP(adda, 16, ., .)
- {
- uint* r_dst = &AX;
- uint src = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + src);
- }
- M68KMAKE_OP(adda, 32, ., d)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + DY);
- }
- M68KMAKE_OP(adda, 32, ., a)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + AY);
- }
- M68KMAKE_OP(adda, 32, ., .)
- {
- uint* r_dst = &AX;
- uint src = M68KMAKE_GET_OPER_AY_32; // notaz
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + src);
- }
- M68KMAKE_OP(addi, 8, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_8();
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(addi, 8, ., .)
- {
- uint src = OPER_I_8();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(addi, 16, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_16();
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(addi, 16, ., .)
- {
- uint src = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint dst = m68ki_read_16(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(addi, 32, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_32();
- uint dst = *r_dst;
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(addi, 32, ., .)
- {
- uint src = OPER_I_32();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint dst = m68ki_read_32(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(addq, 8, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(addq, 8, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(addq, 16, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(addq, 16, ., a)
- {
- uint* r_dst = &AY;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + (((REG_IR >> 9) - 1) & 7) + 1);
- }
- M68KMAKE_OP(addq, 16, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint dst = m68ki_read_16(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(addq, 32, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = *r_dst;
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(addq, 32, ., a)
- {
- uint* r_dst = &AY;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst + (((REG_IR >> 9) - 1) & 7) + 1);
- }
- M68KMAKE_OP(addq, 32, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint dst = m68ki_read_32(ea);
- uint res = src + dst;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(addx, 8, rr, .)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_8(DY);
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- }
- M68KMAKE_OP(addx, 16, rr, .)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(DY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- }
- M68KMAKE_OP(addx, 32, rr, .)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- *r_dst = res;
- }
- M68KMAKE_OP(addx, 8, mm, ax7)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(addx, 8, mm, ay7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(addx, 8, mm, axy7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(addx, 8, mm, .)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_V = VFLAG_ADD_8(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(addx, 16, mm, .)
- {
- uint src = OPER_AY_PD_16();
- uint ea = EA_AX_PD_16();
- uint dst = m68ki_read_16(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_V = VFLAG_ADD_16(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- m68ki_write_16(ea, res);
- }
- M68KMAKE_OP(addx, 32, mm, .)
- {
- uint src = OPER_AY_PD_32();
- uint ea = EA_AX_PD_32();
- uint dst = m68ki_read_32(ea);
- uint res = src + dst + XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_ADD_32(src, dst, res);
- FLAG_X = FLAG_C = CFLAG_ADD_32(src, dst, res);
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- m68ki_write_32(ea, res);
- }
- M68KMAKE_OP(and, 8, er, d)
- {
- FLAG_Z = MASK_OUT_ABOVE_8(DX &= (DY | 0xffffff00));
- FLAG_N = NFLAG_8(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 8, er, .)
- {
- FLAG_Z = MASK_OUT_ABOVE_8(DX &= (M68KMAKE_GET_OPER_AY_8 | 0xffffff00));
- FLAG_N = NFLAG_8(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 16, er, d)
- {
- FLAG_Z = MASK_OUT_ABOVE_16(DX &= (DY | 0xffff0000));
- FLAG_N = NFLAG_16(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 16, er, .)
- {
- FLAG_Z = MASK_OUT_ABOVE_16(DX &= (M68KMAKE_GET_OPER_AY_16 | 0xffff0000));
- FLAG_N = NFLAG_16(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 32, er, d)
- {
- FLAG_Z = DX &= DY;
- FLAG_N = NFLAG_32(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 32, er, .)
- {
- FLAG_Z = DX &= M68KMAKE_GET_OPER_AY_32;
- FLAG_N = NFLAG_32(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(and, 8, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = DX & m68ki_read_8(ea);
- FLAG_N = NFLAG_8(res);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(and, 16, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = DX & m68ki_read_16(ea);
- FLAG_N = NFLAG_16(res);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(and, 32, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = DX & m68ki_read_32(ea);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- m68ki_write_32(ea, res);
- }
- M68KMAKE_OP(andi, 8, ., d)
- {
- FLAG_Z = MASK_OUT_ABOVE_8(DY &= (OPER_I_8() | 0xffffff00));
- FLAG_N = NFLAG_8(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(andi, 8, ., .)
- {
- uint src = OPER_I_8();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = src & m68ki_read_8(ea);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(andi, 16, ., d)
- {
- FLAG_Z = MASK_OUT_ABOVE_16(DY &= (OPER_I_16() | 0xffff0000));
- FLAG_N = NFLAG_16(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(andi, 16, ., .)
- {
- uint src = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = src & m68ki_read_16(ea);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- m68ki_write_16(ea, res);
- }
- M68KMAKE_OP(andi, 32, ., d)
- {
- FLAG_Z = DY &= (OPER_I_32());
- FLAG_N = NFLAG_32(FLAG_Z);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(andi, 32, ., .)
- {
- uint src = OPER_I_32();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = src & m68ki_read_32(ea);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- m68ki_write_32(ea, res);
- }
- M68KMAKE_OP(andi, 16, toc, .)
- {
- m68ki_set_ccr(m68ki_get_ccr() & OPER_I_16());
- }
- M68KMAKE_OP(andi, 16, tos, .)
- {
- if(FLAG_S)
- {
- uint src = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_set_sr(m68ki_get_sr() & src);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(asr, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- if(GET_MSB_8(src))
- res |= m68ki_shift_8_table[shift];
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_X = FLAG_C = src << (9-shift);
- }
- M68KMAKE_OP(asr, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- if(GET_MSB_16(src))
- res |= m68ki_shift_16_table[shift];
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_X = FLAG_C = src << (9-shift);
- }
- M68KMAKE_OP(asr, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- if(GET_MSB_32(src))
- res |= m68ki_shift_32_table[shift];
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_X = FLAG_C = src << (9-shift);
- }
- M68KMAKE_OP(asr, 8, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 8)
- {
- if(GET_MSB_8(src))
- res |= m68ki_shift_8_table[shift];
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_X = FLAG_C = src << (9-shift);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- if(GET_MSB_8(src))
- {
- *r_dst |= 0xff;
- FLAG_C = CFLAG_SET;
- FLAG_X = XFLAG_SET;
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffffff00;
- FLAG_C = CFLAG_CLEAR;
- FLAG_X = XFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asr, 16, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 16)
- {
- if(GET_MSB_16(src))
- res |= m68ki_shift_16_table[shift];
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_C = FLAG_X = (src >> (shift - 1))<<8;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- if(GET_MSB_16(src))
- {
- *r_dst |= 0xffff;
- FLAG_C = CFLAG_SET;
- FLAG_X = XFLAG_SET;
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffff0000;
- FLAG_C = CFLAG_CLEAR;
- FLAG_X = XFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asr, 32, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = *r_dst;
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 32)
- {
- if(GET_MSB_32(src))
- res |= m68ki_shift_32_table[shift];
- *r_dst = res;
- FLAG_C = FLAG_X = (src >> (shift - 1))<<8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- if(GET_MSB_32(src))
- {
- *r_dst = 0xffffffff;
- FLAG_C = CFLAG_SET;
- FLAG_X = XFLAG_SET;
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst = 0;
- FLAG_C = CFLAG_CLEAR;
- FLAG_X = XFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asr, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = src >> 1;
- if(GET_MSB_16(src))
- res |= 0x8000;
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = FLAG_X = src << 8;
- }
- M68KMAKE_OP(asl, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = MASK_OUT_ABOVE_8(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_X = FLAG_C = src << shift;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- src &= m68ki_shift_8_table[shift + 1];
- FLAG_V = (!(src == 0 || (src == m68ki_shift_8_table[shift + 1] && shift < 8)))<<7;
- }
- M68KMAKE_OP(asl, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = MASK_OUT_ABOVE_16(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> (8-shift);
- src &= m68ki_shift_16_table[shift + 1];
- FLAG_V = (!(src == 0 || src == m68ki_shift_16_table[shift + 1]))<<7;
- }
- M68KMAKE_OP(asl, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> (24-shift);
- src &= m68ki_shift_32_table[shift + 1];
- FLAG_V = (!(src == 0 || src == m68ki_shift_32_table[shift + 1]))<<7;
- }
- M68KMAKE_OP(asl, 8, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = MASK_OUT_ABOVE_8(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 8)
- {
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_X = FLAG_C = src << shift;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- src &= m68ki_shift_8_table[shift + 1];
- FLAG_V = (!(src == 0 || src == m68ki_shift_8_table[shift + 1]))<<7;
- return;
- }
- *r_dst &= 0xffffff00;
- FLAG_X = FLAG_C = ((shift == 8 ? src & 1 : 0))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = (!(src == 0))<<7;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asl, 16, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = MASK_OUT_ABOVE_16(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 16)
- {
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_X = FLAG_C = (src << shift) >> 8;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- src &= m68ki_shift_16_table[shift + 1];
- FLAG_V = (!(src == 0 || src == m68ki_shift_16_table[shift + 1]))<<7;
- return;
- }
- *r_dst &= 0xffff0000;
- FLAG_X = FLAG_C = ((shift == 16 ? src & 1 : 0))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = (!(src == 0))<<7;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asl, 32, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 32)
- {
- *r_dst = res;
- FLAG_X = FLAG_C = (src >> (32 - shift)) << 8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- src &= m68ki_shift_32_table[shift + 1];
- FLAG_V = (!(src == 0 || src == m68ki_shift_32_table[shift + 1]))<<7;
- return;
- }
- *r_dst = 0;
- FLAG_X = FLAG_C = ((shift == 32 ? src & 1 : 0))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = (!(src == 0))<<7;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(asl, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = MASK_OUT_ABOVE_16(src << 1);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> 7;
- src &= 0xc000;
- FLAG_V = (!(src == 0 || src == 0xc000))<<7;
- }
- M68KMAKE_OP(bcc, 8, ., .)
- {
- if(M68KMAKE_CC)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- return;
- }
- USE_CYCLES(CYC_BCC_NOTAKE_B);
- }
- M68KMAKE_OP(bcc, 16, ., .)
- {
- if(M68KMAKE_CC)
- {
- uint offset = OPER_I_16();
- REG_PC -= 2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_16(offset);
- return;
- }
- REG_PC += 2;
- USE_CYCLES(CYC_BCC_NOTAKE_W);
- }
- M68KMAKE_OP(bcc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if(M68KMAKE_CC)
- {
- uint offset = OPER_I_32();
- REG_PC -= 4;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_32(offset);
- return;
- }
- REG_PC += 4;
- return;
- }
- else
- {
- if(M68KMAKE_CC)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- return;
- }
- USE_CYCLES(CYC_BCC_NOTAKE_B);
- }
- }
- M68KMAKE_OP(bchg, 32, r, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (DX & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst ^= mask;
- }
- M68KMAKE_OP(bchg, 8, r, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- uint mask = 1 << (DX & 7);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src ^ mask);
- }
- M68KMAKE_OP(bchg, 32, s, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (OPER_I_8() & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst ^= mask;
- }
- M68KMAKE_OP(bchg, 8, s, .)
- {
- uint mask = 1 << (OPER_I_8() & 7);
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src ^ mask);
- }
- M68KMAKE_OP(bclr, 32, r, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (DX & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst &= ~mask;
- }
- M68KMAKE_OP(bclr, 8, r, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- uint mask = 1 << (DX & 7);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src & ~mask);
- }
- M68KMAKE_OP(bclr, 32, s, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (OPER_I_8() & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst &= ~mask;
- }
- M68KMAKE_OP(bclr, 8, s, .)
- {
- uint mask = 1 << (OPER_I_8() & 7);
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src & ~mask);
- }
- M68KMAKE_OP(bfchg, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint* data = &DY;
- uint64 mask;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- mask = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask = ROR_32(mask, offset);
- FLAG_N = NFLAG_32(*data<<offset);
- FLAG_Z = *data & mask;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *data ^= mask;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfchg, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint mask_base;
- uint data_long;
- uint mask_long;
- uint data_byte = 0;
- uint mask_byte = 0;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- mask_base = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask_long = mask_base >> offset;
- data_long = m68ki_read_32(ea);
- FLAG_N = NFLAG_32(data_long << offset);
- FLAG_Z = data_long & mask_long;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- m68ki_write_32(ea, data_long ^ mask_long);
- if((width + offset) > 32)
- {
- mask_byte = MASK_OUT_ABOVE_8(mask_base);
- data_byte = m68ki_read_8(ea+4);
- FLAG_Z |= (data_byte & mask_byte);
- m68ki_write_8(ea+4, data_byte ^ mask_byte);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfclr, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint* data = &DY;
- uint64 mask;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- mask = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask = ROR_32(mask, offset);
- FLAG_N = NFLAG_32(*data<<offset);
- FLAG_Z = *data & mask;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *data &= ~mask;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfclr, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint mask_base;
- uint data_long;
- uint mask_long;
- uint data_byte = 0;
- uint mask_byte = 0;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- mask_base = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask_long = mask_base >> offset;
- data_long = m68ki_read_32(ea);
- FLAG_N = NFLAG_32(data_long << offset);
- FLAG_Z = data_long & mask_long;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- m68ki_write_32(ea, data_long & ~mask_long);
- if((width + offset) > 32)
- {
- mask_byte = MASK_OUT_ABOVE_8(mask_base);
- data_byte = m68ki_read_8(ea+4);
- FLAG_Z |= (data_byte & mask_byte);
- m68ki_write_8(ea+4, data_byte & ~mask_byte);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfexts, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint64 data = DY;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- data = ROL_32(data, offset);
- FLAG_N = NFLAG_32(data);
- data = MAKE_INT_32(data) >> (32 - width);
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2>>12)&7] = data;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfexts, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint data;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- data = m68ki_read_32(ea);
- data = MASK_OUT_ABOVE_32(data<<offset);
- if((offset+width) > 32)
- data |= (m68ki_read_8(ea+4) << offset) >> 8;
- FLAG_N = NFLAG_32(data);
- data = MAKE_INT_32(data) >> (32 - width);
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2 >> 12) & 7] = data;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfextu, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint64 data = DY;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- data = ROL_32(data, offset);
- FLAG_N = NFLAG_32(data);
- data >>= 32 - width;
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2>>12)&7] = data;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfextu, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint data;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- data = m68ki_read_32(ea);
- data = MASK_OUT_ABOVE_32(data<<offset);
- if((offset+width) > 32)
- data |= (m68ki_read_8(ea+4) << offset) >> 8;
- FLAG_N = NFLAG_32(data);
- data >>= (32 - width);
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2 >> 12) & 7] = data;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfffo, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint64 data = DY;
- uint bit;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- data = ROL_32(data, offset);
- FLAG_N = NFLAG_32(data);
- data >>= 32 - width;
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- for(bit = 1<<(width-1);bit && !(data & bit);bit>>= 1)
- offset++;
- REG_D[(word2>>12)&7] = offset;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfffo, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- sint local_offset;
- uint width = word2;
- uint data;
- uint bit;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- local_offset = offset % 8;
- if(local_offset < 0)
- {
- local_offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- data = m68ki_read_32(ea);
- data = MASK_OUT_ABOVE_32(data<<local_offset);
- if((local_offset+width) > 32)
- data |= (m68ki_read_8(ea+4) << local_offset) >> 8;
- FLAG_N = NFLAG_32(data);
- data >>= (32 - width);
- FLAG_Z = data;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- for(bit = 1<<(width-1);bit && !(data & bit);bit>>= 1)
- offset++;
- REG_D[(word2>>12)&7] = offset;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfins, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint* data = &DY;
- uint64 mask;
- uint64 insert = REG_D[(word2>>12)&7];
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- mask = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask = ROR_32(mask, offset);
- insert = MASK_OUT_ABOVE_32(insert << (32 - width));
- FLAG_N = NFLAG_32(insert);
- FLAG_Z = insert;
- insert = ROR_32(insert, offset);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *data &= ~mask;
- *data |= insert;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfins, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint insert_base = REG_D[(word2>>12)&7];
- uint insert_long;
- uint insert_byte;
- uint mask_base;
- uint data_long;
- uint mask_long;
- uint data_byte = 0;
- uint mask_byte = 0;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- mask_base = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask_long = mask_base >> offset;
- insert_base = MASK_OUT_ABOVE_32(insert_base << (32 - width));
- FLAG_N = NFLAG_32(insert_base);
- FLAG_Z = insert_base;
- insert_long = insert_base >> offset;
- data_long = m68ki_read_32(ea);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- m68ki_write_32(ea, (data_long & ~mask_long) | insert_long);
- if((width + offset) > 32)
- {
- mask_byte = MASK_OUT_ABOVE_8(mask_base);
- insert_byte = MASK_OUT_ABOVE_8(insert_base);
- data_byte = m68ki_read_8(ea+4);
- FLAG_Z |= (data_byte & mask_byte);
- m68ki_write_8(ea+4, (data_byte & ~mask_byte) | insert_byte);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfset, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint* data = &DY;
- uint64 mask;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- mask = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask = ROR_32(mask, offset);
- FLAG_N = NFLAG_32(*data<<offset);
- FLAG_Z = *data & mask;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *data |= mask;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bfset, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint mask_base;
- uint data_long;
- uint mask_long;
- uint data_byte = 0;
- uint mask_byte = 0;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- mask_base = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask_long = mask_base >> offset;
- data_long = m68ki_read_32(ea);
- FLAG_N = NFLAG_32(data_long << offset);
- FLAG_Z = data_long & mask_long;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- m68ki_write_32(ea, data_long | mask_long);
- if((width + offset) > 32)
- {
- mask_byte = MASK_OUT_ABOVE_8(mask_base);
- data_byte = m68ki_read_8(ea+4);
- FLAG_Z |= (data_byte & mask_byte);
- m68ki_write_8(ea+4, data_byte | mask_byte);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bftst, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint offset = (word2>>6)&31;
- uint width = word2;
- uint* data = &DY;
- uint64 mask;
- if(BIT_B(word2))
- offset = REG_D[offset&7];
- if(BIT_5(word2))
- width = REG_D[width&7];
- offset &= 31;
- width = ((width-1) & 31) + 1;
- mask = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask = ROR_32(mask, offset);
- FLAG_N = NFLAG_32(*data<<offset);
- FLAG_Z = *data & mask;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bftst, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- sint offset = (word2>>6)&31;
- uint width = word2;
- uint mask_base;
- uint data_long;
- uint mask_long;
- uint data_byte = 0;
- uint mask_byte = 0;
- uint ea = M68KMAKE_GET_EA_AY_8;
- if(BIT_B(word2))
- offset = MAKE_INT_32(REG_D[offset&7]);
- if(BIT_5(word2))
- width = REG_D[width&7];
- /* Offset is signed so we have to use ugly math =( */
- ea += offset / 8;
- offset %= 8;
- if(offset < 0)
- {
- offset += 8;
- ea--;
- }
- width = ((width-1) & 31) + 1;
- mask_base = MASK_OUT_ABOVE_32(0xffffffff << (32 - width));
- mask_long = mask_base >> offset;
- data_long = m68ki_read_32(ea);
- FLAG_N = ((data_long & (0x80000000 >> offset))<<offset)>>24;
- FLAG_Z = data_long & mask_long;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- if((width + offset) > 32)
- {
- mask_byte = MASK_OUT_ABOVE_8(mask_base);
- data_byte = m68ki_read_8(ea+4);
- FLAG_Z |= (data_byte & mask_byte);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bkpt, 0, ., .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- m68ki_bkpt_ack(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE) ? REG_IR & 7 : 0); /* auto-disable (see m68kcpu.h) */
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(bra, 8, ., .)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- if(REG_PC == REG_PPC)
- USE_ALL_CYCLES();
- }
- M68KMAKE_OP(bra, 16, ., .)
- {
- uint offset = OPER_I_16();
- REG_PC -= 2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_16(offset);
- if(REG_PC == REG_PPC)
- USE_ALL_CYCLES();
- }
- M68KMAKE_OP(bra, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint offset = OPER_I_32();
- REG_PC -= 4;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_32(offset);
- if(REG_PC == REG_PPC)
- USE_ALL_CYCLES();
- return;
- }
- else
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- if(REG_PC == REG_PPC)
- USE_ALL_CYCLES();
- }
- }
- M68KMAKE_OP(bset, 32, r, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (DX & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst |= mask;
- }
- M68KMAKE_OP(bset, 8, r, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- uint mask = 1 << (DX & 7);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src | mask);
- }
- M68KMAKE_OP(bset, 32, s, d)
- {
- uint* r_dst = &DY;
- uint mask = 1 << (OPER_I_8() & 0x1f);
- FLAG_Z = *r_dst & mask;
- *r_dst |= mask;
- }
- M68KMAKE_OP(bset, 8, s, .)
- {
- uint mask = 1 << (OPER_I_8() & 7);
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- FLAG_Z = src & mask;
- m68ki_write_8(ea, src | mask);
- }
- M68KMAKE_OP(bsr, 8, ., .)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_push_32(REG_PC);
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- }
- M68KMAKE_OP(bsr, 16, ., .)
- {
- uint offset = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_push_32(REG_PC);
- REG_PC -= 2;
- m68ki_branch_16(offset);
- }
- M68KMAKE_OP(bsr, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint offset = OPER_I_32();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_push_32(REG_PC);
- REG_PC -= 4;
- m68ki_branch_32(offset);
- return;
- }
- else
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_push_32(REG_PC);
- m68ki_branch_8(MASK_OUT_ABOVE_8(REG_IR));
- }
- }
- M68KMAKE_OP(btst, 32, r, d)
- {
- FLAG_Z = DY & (1 << (DX & 0x1f));
- }
- M68KMAKE_OP(btst, 8, r, .)
- {
- FLAG_Z = M68KMAKE_GET_OPER_AY_8 & (1 << (DX & 7));
- }
- M68KMAKE_OP(btst, 32, s, d)
- {
- FLAG_Z = DY & (1 << (OPER_I_8() & 0x1f));
- }
- M68KMAKE_OP(btst, 8, s, .)
- {
- uint bit = OPER_I_8() & 7;
- FLAG_Z = M68KMAKE_GET_OPER_AY_8 & (1 << bit);
- }
- M68KMAKE_OP(callm, 32, ., .)
- {
- /* note: watch out for pcrelative modes */
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- REG_PC += 2;
- (void)ea; /* just to avoid an 'unused variable' warning */
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cas, 8, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dest = m68ki_read_8(ea);
- uint* compare = ®_D[word2 & 7];
- uint res = dest - MASK_OUT_ABOVE_8(*compare);
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(*compare, dest, res);
- FLAG_C = CFLAG_8(res);
- if(COND_NE())
- *compare = MASK_OUT_BELOW_8(*compare) | dest;
- else
- {
- USE_CYCLES(3);
- m68ki_write_8(ea, MASK_OUT_ABOVE_8(REG_D[(word2 >> 6) & 7]));
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cas, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint dest = m68ki_read_16(ea);
- uint* compare = ®_D[word2 & 7];
- uint res = dest - MASK_OUT_ABOVE_16(*compare);
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(*compare, dest, res);
- FLAG_C = CFLAG_16(res);
- if(COND_NE())
- *compare = MASK_OUT_BELOW_16(*compare) | dest;
- else
- {
- USE_CYCLES(3);
- m68ki_write_16(ea, MASK_OUT_ABOVE_16(REG_D[(word2 >> 6) & 7]));
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cas, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint dest = m68ki_read_32(ea);
- uint* compare = ®_D[word2 & 7];
- uint res = dest - *compare;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(*compare, dest, res);
- FLAG_C = CFLAG_SUB_32(*compare, dest, res);
- if(COND_NE())
- *compare = dest;
- else
- {
- USE_CYCLES(3);
- m68ki_write_32(ea, REG_D[(word2 >> 6) & 7]);
- }
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cas2, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_32();
- uint* compare1 = ®_D[(word2 >> 16) & 7];
- uint ea1 = REG_DA[(word2 >> 28) & 15];
- uint dest1 = m68ki_read_16(ea1);
- uint res1 = dest1 - MASK_OUT_ABOVE_16(*compare1);
- uint* compare2 = ®_D[word2 & 7];
- uint ea2 = REG_DA[(word2 >> 12) & 15];
- uint dest2 = m68ki_read_16(ea2);
- uint res2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_16(res1);
- FLAG_Z = MASK_OUT_ABOVE_16(res1);
- FLAG_V = VFLAG_SUB_16(*compare1, dest1, res1);
- FLAG_C = CFLAG_16(res1);
- if(COND_EQ())
- {
- res2 = dest2 - MASK_OUT_ABOVE_16(*compare2);
- FLAG_N = NFLAG_16(res2);
- FLAG_Z = MASK_OUT_ABOVE_16(res2);
- FLAG_V = VFLAG_SUB_16(*compare2, dest2, res2);
- FLAG_C = CFLAG_16(res2);
- if(COND_EQ())
- {
- USE_CYCLES(3);
- m68ki_write_16(ea1, REG_D[(word2 >> 22) & 7]);
- m68ki_write_16(ea2, REG_D[(word2 >> 6) & 7]);
- return;
- }
- }
- *compare1 = BIT_1F(word2) ? MAKE_INT_16(dest1) : MASK_OUT_BELOW_16(*compare1) | dest1;
- *compare2 = BIT_F(word2) ? MAKE_INT_16(dest2) : MASK_OUT_BELOW_16(*compare2) | dest2;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cas2, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_32();
- uint* compare1 = ®_D[(word2 >> 16) & 7];
- uint ea1 = REG_DA[(word2 >> 28) & 15];
- uint dest1 = m68ki_read_32(ea1);
- uint res1 = dest1 - *compare1;
- uint* compare2 = ®_D[word2 & 7];
- uint ea2 = REG_DA[(word2 >> 12) & 15];
- uint dest2 = m68ki_read_32(ea2);
- uint res2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_32(res1);
- FLAG_Z = MASK_OUT_ABOVE_32(res1);
- FLAG_V = VFLAG_SUB_32(*compare1, dest1, res1);
- FLAG_C = CFLAG_SUB_32(*compare1, dest1, res1);
- if(COND_EQ())
- {
- res2 = dest2 - *compare2;
- FLAG_N = NFLAG_32(res2);
- FLAG_Z = MASK_OUT_ABOVE_32(res2);
- FLAG_V = VFLAG_SUB_32(*compare2, dest2, res2);
- FLAG_C = CFLAG_SUB_32(*compare2, dest2, res2);
- if(COND_EQ())
- {
- USE_CYCLES(3);
- m68ki_write_32(ea1, REG_D[(word2 >> 22) & 7]);
- m68ki_write_32(ea2, REG_D[(word2 >> 6) & 7]);
- return;
- }
- }
- *compare1 = dest1;
- *compare2 = dest2;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk, 16, ., d)
- {
- sint src = MAKE_INT_16(DX);
- sint bound = MAKE_INT_16(DY);
- FLAG_Z = ZFLAG_16(src); /* Undocumented */
- FLAG_V = VFLAG_CLEAR; /* Undocumented */
- FLAG_C = CFLAG_CLEAR; /* Undocumented */
- if(src >= 0 && src <= bound)
- {
- return;
- }
- FLAG_N = (src < 0)<<7;
- m68ki_exception_trap(EXCEPTION_CHK);
- }
- M68KMAKE_OP(chk, 16, ., .)
- {
- sint src = MAKE_INT_16(DX);
- sint bound = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- FLAG_Z = ZFLAG_16(src); /* Undocumented */
- FLAG_V = VFLAG_CLEAR; /* Undocumented */
- FLAG_C = CFLAG_CLEAR; /* Undocumented */
- if(src >= 0 && src <= bound)
- {
- return;
- }
- FLAG_N = (src < 0)<<7;
- m68ki_exception_trap(EXCEPTION_CHK);
- }
- M68KMAKE_OP(chk, 32, ., d)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- sint src = MAKE_INT_32(DX);
- sint bound = MAKE_INT_32(DY);
- FLAG_Z = ZFLAG_32(src); /* Undocumented */
- FLAG_V = VFLAG_CLEAR; /* Undocumented */
- FLAG_C = CFLAG_CLEAR; /* Undocumented */
- if(src >= 0 && src <= bound)
- {
- return;
- }
- FLAG_N = (src < 0)<<7;
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- sint src = MAKE_INT_32(DX);
- sint bound = MAKE_INT_32(M68KMAKE_GET_OPER_AY_32);
- FLAG_Z = ZFLAG_32(src); /* Undocumented */
- FLAG_V = VFLAG_CLEAR; /* Undocumented */
- FLAG_C = CFLAG_CLEAR; /* Undocumented */
- if(src >= 0 && src <= bound)
- {
- return;
- }
- FLAG_N = (src < 0)<<7;
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 8, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xff;
- uint ea = EA_PCDI_8();
- uint lower_bound = m68ki_read_pcrel_8(ea);
- uint upper_bound = m68ki_read_pcrel_8(ea + 1);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_8(compare) - MAKE_INT_8(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 8, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xff;
- uint ea = EA_PCIX_8();
- uint lower_bound = m68ki_read_pcrel_8(ea);
- uint upper_bound = m68ki_read_pcrel_8(ea + 1);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_8(compare) - MAKE_INT_8(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 8, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xff;
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint lower_bound = m68ki_read_8(ea);
- uint upper_bound = m68ki_read_8(ea + 1);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_8(compare) - MAKE_INT_8(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 16, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xffff;
- uint ea = EA_PCDI_16();
- uint lower_bound = m68ki_read_pcrel_16(ea);
- uint upper_bound = m68ki_read_pcrel_16(ea + 2);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(compare) - MAKE_INT_16(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(upper_bound) - MAKE_INT_16(compare);
- else
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 16, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xffff;
- uint ea = EA_PCIX_16();
- uint lower_bound = m68ki_read_pcrel_16(ea);
- uint upper_bound = m68ki_read_pcrel_16(ea + 2);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(compare) - MAKE_INT_16(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(upper_bound) - MAKE_INT_16(compare);
- else
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15]&0xffff;
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint lower_bound = m68ki_read_16(ea);
- uint upper_bound = m68ki_read_16(ea + 2);
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(compare) - MAKE_INT_16(lower_bound);
- else
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- if(!BIT_F(word2))
- FLAG_C = MAKE_INT_16(upper_bound) - MAKE_INT_16(compare);
- else
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_16(FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 32, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15];
- uint ea = EA_PCDI_32();
- uint lower_bound = m68ki_read_pcrel_32(ea);
- uint upper_bound = m68ki_read_pcrel_32(ea + 4);
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_SUB_32(lower_bound, compare, FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_SUB_32(compare, upper_bound, FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 32, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15];
- uint ea = EA_PCIX_32();
- uint lower_bound = m68ki_read_pcrel_32(ea);
- uint upper_bound = m68ki_read_pcrel_32(ea + 4);
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_SUB_32(lower_bound, compare, FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_SUB_32(compare, upper_bound, FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(chk2cmp2, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint compare = REG_DA[(word2 >> 12) & 15];
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint lower_bound = m68ki_read_32(ea);
- uint upper_bound = m68ki_read_32(ea + 4);
- FLAG_C = compare - lower_bound;
- FLAG_Z = !((upper_bound==compare) | (lower_bound==compare));
- FLAG_C = CFLAG_SUB_32(lower_bound, compare, FLAG_C);
- if(COND_CS())
- {
- if(BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- FLAG_C = upper_bound - compare;
- FLAG_C = CFLAG_SUB_32(compare, upper_bound, FLAG_C);
- if(COND_CS() && BIT_B(word2))
- m68ki_exception_trap(EXCEPTION_CHK);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(clr, 8, ., d)
- {
- DY &= 0xffffff00;
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(clr, 8, ., .)
- {
- m68ki_write_8(M68KMAKE_GET_EA_AY_8, 0);
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(clr, 16, ., d)
- {
- DY &= 0xffff0000;
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(clr, 16, ., .)
- {
- m68ki_write_16(M68KMAKE_GET_EA_AY_16, 0);
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(clr, 32, ., d)
- {
- DY = 0;
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(clr, 32, ., .)
- {
- m68ki_write_32(M68KMAKE_GET_EA_AY_32, 0);
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- }
- M68KMAKE_OP(cmp, 8, ., d)
- {
- uint src = MASK_OUT_ABOVE_8(DY);
- uint dst = MASK_OUT_ABOVE_8(DX);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmp, 8, ., .)
- {
- uint src = M68KMAKE_GET_OPER_AY_8;
- uint dst = MASK_OUT_ABOVE_8(DX);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmp, 16, ., d)
- {
- uint src = MASK_OUT_ABOVE_16(DY);
- uint dst = MASK_OUT_ABOVE_16(DX);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmp, 16, ., a)
- {
- uint src = MASK_OUT_ABOVE_16(AY);
- uint dst = MASK_OUT_ABOVE_16(DX);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmp, 16, ., .)
- {
- uint src = M68KMAKE_GET_OPER_AY_16;
- uint dst = MASK_OUT_ABOVE_16(DX);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmp, 32, ., d)
- {
- uint src = DY;
- uint dst = DX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmp, 32, ., a)
- {
- uint src = AY;
- uint dst = DX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmp, 32, ., .)
- {
- uint src = M68KMAKE_GET_OPER_AY_32;
- uint dst = DX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 16, ., d)
- {
- uint src = MAKE_INT_16(DY);
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 16, ., a)
- {
- uint src = MAKE_INT_16(AY);
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 16, ., .)
- {
- uint src = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 32, ., d)
- {
- uint src = DY;
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 32, ., a)
- {
- uint src = AY;
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpa, 32, ., .)
- {
- uint src = M68KMAKE_GET_OPER_AY_32;
- uint dst = AX;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpi, 8, ., d)
- {
- uint src = OPER_I_8();
- uint dst = MASK_OUT_ABOVE_8(DY);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpi, 8, ., .)
- {
- uint src = OPER_I_8();
- uint dst = M68KMAKE_GET_OPER_AY_8;
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpi, 8, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_8();
- uint dst = OPER_PCDI_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpi, 8, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_8();
- uint dst = OPER_PCIX_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpi, 16, ., d)
- {
- uint src = OPER_I_16();
- uint dst = MASK_OUT_ABOVE_16(DY);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmpi, 16, ., .)
- {
- uint src = OPER_I_16();
- uint dst = M68KMAKE_GET_OPER_AY_16;
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmpi, 16, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_16();
- uint dst = OPER_PCDI_16();
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpi, 16, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_16();
- uint dst = OPER_PCIX_16();
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpi, 32, ., d)
- {
- uint src = OPER_I_32();
- uint dst = DY;
- uint res = dst - src;
- m68ki_cmpild_callback(src, REG_IR & 7); /* auto-disable (see m68kcpu.h) */
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpi, 32, ., .)
- {
- uint src = OPER_I_32();
- uint dst = M68KMAKE_GET_OPER_AY_32;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cmpi, 32, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_32();
- uint dst = OPER_PCDI_32();
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpi, 32, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_I_32();
- uint dst = OPER_PCIX_32();
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(cmpm, 8, ., ax7)
- {
- uint src = OPER_AY_PI_8();
- uint dst = OPER_A7_PI_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpm, 8, ., ay7)
- {
- uint src = OPER_A7_PI_8();
- uint dst = OPER_AX_PI_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpm, 8, ., axy7)
- {
- uint src = OPER_A7_PI_8();
- uint dst = OPER_A7_PI_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpm, 8, ., .)
- {
- uint src = OPER_AY_PI_8();
- uint dst = OPER_AX_PI_8();
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_C = CFLAG_8(res);
- }
- M68KMAKE_OP(cmpm, 16, ., .)
- {
- uint src = OPER_AY_PI_16();
- uint dst = OPER_AX_PI_16();
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_C = CFLAG_16(res);
- }
- M68KMAKE_OP(cmpm, 32, ., .)
- {
- uint src = OPER_AY_PI_32();
- uint dst = OPER_AX_PI_32();
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_C = CFLAG_SUB_32(src, dst, res);
- }
- M68KMAKE_OP(cpbcc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(cpdbcc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(cpgen, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(cpscc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(cptrapcc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_1111();
- }
- M68KMAKE_OP(dbt, 16, ., .)
- {
- REG_PC += 2;
- }
- M68KMAKE_OP(dbf, 16, ., .)
- {
- uint* r_dst = &DY;
- uint res = MASK_OUT_ABOVE_16(*r_dst - 1);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- if(res != 0xffff)
- {
- uint offset = OPER_I_16();
- REG_PC -= 2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_16(offset);
- USE_CYCLES(CYC_DBCC_F_NOEXP);
- return;
- }
- REG_PC += 2;
- USE_CYCLES(CYC_DBCC_F_EXP);
- }
- M68KMAKE_OP(dbcc, 16, ., .)
- {
- if(M68KMAKE_NOT_CC)
- {
- uint* r_dst = &DY;
- uint res = MASK_OUT_ABOVE_16(*r_dst - 1);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- if(res != 0xffff)
- {
- uint offset = OPER_I_16();
- REG_PC -= 2;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_branch_16(offset);
- USE_CYCLES(CYC_DBCC_F_NOEXP);
- return;
- }
- REG_PC += 2;
- USE_CYCLES(CYC_DBCC_F_EXP);
- return;
- }
- REG_PC += 2;
- }
- M68KMAKE_OP(divs, 16, ., d)
- {
- uint* r_dst = &DX;
- sint src = MAKE_INT_16(DY);
- sint quotient;
- sint remainder;
- if(src != 0)
- {
- if((uint32)*r_dst == 0x80000000 && src == -1)
- {
- FLAG_Z = 0;
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = 0;
- return;
- }
- quotient = MAKE_INT_32(*r_dst) / src;
- remainder = MAKE_INT_32(*r_dst) % src;
- if(quotient == MAKE_INT_16(quotient))
- {
- FLAG_Z = quotient;
- FLAG_N = NFLAG_16(quotient);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = MASK_OUT_ABOVE_32(MASK_OUT_ABOVE_16(quotient) | (remainder << 16));
- return;
- }
- FLAG_V = VFLAG_SET;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- }
- M68KMAKE_OP(divs, 16, ., .)
- {
- uint* r_dst = &DX;
- sint src = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- sint quotient;
- sint remainder;
- if(src != 0)
- {
- if((uint32)*r_dst == 0x80000000 && src == -1)
- {
- FLAG_Z = 0;
- FLAG_N = NFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = 0;
- return;
- }
- quotient = MAKE_INT_32(*r_dst) / src;
- remainder = MAKE_INT_32(*r_dst) % src;
- if(quotient == MAKE_INT_16(quotient))
- {
- FLAG_Z = quotient;
- FLAG_N = NFLAG_16(quotient);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = MASK_OUT_ABOVE_32(MASK_OUT_ABOVE_16(quotient) | (remainder << 16));
- return;
- }
- FLAG_V = VFLAG_SET;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- }
- M68KMAKE_OP(divu, 16, ., d)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(DY);
- if(src != 0)
- {
- uint quotient = *r_dst / src;
- uint remainder = *r_dst % src;
- if(quotient < 0x10000)
- {
- FLAG_Z = quotient;
- FLAG_N = NFLAG_16(quotient);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = MASK_OUT_ABOVE_32(MASK_OUT_ABOVE_16(quotient) | (remainder << 16));
- return;
- }
- FLAG_V = VFLAG_SET;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- }
- M68KMAKE_OP(divu, 16, ., .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_16;
- if(src != 0)
- {
- uint quotient = *r_dst / src;
- uint remainder = *r_dst % src;
- if(quotient < 0x10000)
- {
- FLAG_Z = quotient;
- FLAG_N = NFLAG_16(quotient);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst = MASK_OUT_ABOVE_32(MASK_OUT_ABOVE_16(quotient) | (remainder << 16));
- return;
- }
- FLAG_V = VFLAG_SET;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- }
- M68KMAKE_OP(divl, 32, ., d)
- {
- #if M68K_USE_64_BIT
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint64 divisor = DY;
- uint64 dividend = 0;
- uint64 quotient = 0;
- uint64 remainder = 0;
- if(divisor != 0)
- {
- if(BIT_A(word2)) /* 64 bit */
- {
- dividend = REG_D[word2 & 7];
- dividend <<= 32;
- dividend |= REG_D[(word2 >> 12) & 7];
- if(BIT_B(word2)) /* signed */
- {
- quotient = (uint64)((sint64)dividend / (sint64)((sint32)divisor));
- remainder = (uint64)((sint64)dividend % (sint64)((sint32)divisor));
- if((sint64)quotient != (sint64)((sint32)quotient))
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- }
- else /* unsigned */
- {
- quotient = dividend / divisor;
- if(quotient > 0xffffffff)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- remainder = dividend % divisor;
- }
- }
- else /* 32 bit */
- {
- dividend = REG_D[(word2 >> 12) & 7];
- if(BIT_B(word2)) /* signed */
- {
- quotient = (uint64)((sint64)((sint32)dividend) / (sint64)((sint32)divisor));
- remainder = (uint64)((sint64)((sint32)dividend) % (sint64)((sint32)divisor));
- }
- else /* unsigned */
- {
- quotient = dividend / divisor;
- remainder = dividend % divisor;
- }
- }
- REG_D[word2 & 7] = remainder;
- REG_D[(word2 >> 12) & 7] = quotient;
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- return;
- }
- m68ki_exception_illegal();
- #else
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint divisor = DY;
- uint dividend_hi = REG_D[word2 & 7];
- uint dividend_lo = REG_D[(word2 >> 12) & 7];
- uint quotient = 0;
- uint remainder = 0;
- uint dividend_neg = 0;
- uint divisor_neg = 0;
- sint i;
- uint overflow;
- if(divisor != 0)
- {
- /* quad / long : long quotient, long remainder */
- if(BIT_A(word2))
- {
- if(BIT_B(word2)) /* signed */
- {
- /* special case in signed divide */
- if(dividend_hi == 0 && dividend_lo == 0x80000000 && divisor == 0xffffffff)
- {
- REG_D[word2 & 7] = 0;
- REG_D[(word2 >> 12) & 7] = 0x80000000;
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- if(GET_MSB_32(dividend_hi))
- {
- dividend_neg = 1;
- dividend_hi = (uint)MASK_OUT_ABOVE_32((-(sint)dividend_hi) - (dividend_lo != 0));
- dividend_lo = (uint)MASK_OUT_ABOVE_32(-(sint)dividend_lo);
- }
- if(GET_MSB_32(divisor))
- {
- divisor_neg = 1;
- divisor = (uint)MASK_OUT_ABOVE_32(-(sint)divisor);
- }
- }
- /* if the upper long is greater than the divisor, we're overflowing. */
- if(dividend_hi >= divisor)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- for(i = 31; i >= 0; i--)
- {
- quotient <<= 1;
- remainder = (remainder << 1) + ((dividend_hi >> i) & 1);
- if(remainder >= divisor)
- {
- remainder -= divisor;
- quotient++;
- }
- }
- for(i = 31; i >= 0; i--)
- {
- quotient <<= 1;
- overflow = GET_MSB_32(remainder);
- remainder = (remainder << 1) + ((dividend_lo >> i) & 1);
- if(remainder >= divisor || overflow)
- {
- remainder -= divisor;
- quotient++;
- }
- }
- if(BIT_B(word2)) /* signed */
- {
- if(quotient > 0x7fffffff)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- if(dividend_neg)
- {
- remainder = (uint)MASK_OUT_ABOVE_32(-(sint)remainder);
- quotient = (uint)MASK_OUT_ABOVE_32(-(sint)quotient);
- }
- if(divisor_neg)
- quotient = (uint)MASK_OUT_ABOVE_32(-(sint)quotient);
- }
- REG_D[word2 & 7] = remainder;
- REG_D[(word2 >> 12) & 7] = quotient;
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- /* long / long: long quotient, maybe long remainder */
- if(BIT_B(word2)) /* signed */
- {
- /* Special case in divide */
- if(dividend_lo == 0x80000000 && divisor == 0xffffffff)
- {
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2 >> 12) & 7] = 0x80000000;
- REG_D[word2 & 7] = 0;
- return;
- }
- REG_D[word2 & 7] = MAKE_INT_32(dividend_lo) % MAKE_INT_32(divisor);
- quotient = REG_D[(word2 >> 12) & 7] = MAKE_INT_32(dividend_lo) / MAKE_INT_32(divisor);
- }
- else
- {
- REG_D[word2 & 7] = MASK_OUT_ABOVE_32(dividend_lo) % MASK_OUT_ABOVE_32(divisor);
- quotient = REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(dividend_lo) / MASK_OUT_ABOVE_32(divisor);
- }
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- return;
- }
- m68ki_exception_illegal();
- #endif
- }
- M68KMAKE_OP(divl, 32, ., .)
- {
- #if M68K_USE_64_BIT
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint64 divisor = M68KMAKE_GET_OPER_AY_32;
- uint64 dividend = 0;
- uint64 quotient = 0;
- uint64 remainder = 0;
- if(divisor != 0)
- {
- if(BIT_A(word2)) /* 64 bit */
- {
- dividend = REG_D[word2 & 7];
- dividend <<= 32;
- dividend |= REG_D[(word2 >> 12) & 7];
- if(BIT_B(word2)) /* signed */
- {
- quotient = (uint64)((sint64)dividend / (sint64)((sint32)divisor));
- remainder = (uint64)((sint64)dividend % (sint64)((sint32)divisor));
- if((sint64)quotient != (sint64)((sint32)quotient))
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- }
- else /* unsigned */
- {
- quotient = dividend / divisor;
- if(quotient > 0xffffffff)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- remainder = dividend % divisor;
- }
- }
- else /* 32 bit */
- {
- dividend = REG_D[(word2 >> 12) & 7];
- if(BIT_B(word2)) /* signed */
- {
- quotient = (uint64)((sint64)((sint32)dividend) / (sint64)((sint32)divisor));
- remainder = (uint64)((sint64)((sint32)dividend) % (sint64)((sint32)divisor));
- }
- else /* unsigned */
- {
- quotient = dividend / divisor;
- remainder = dividend % divisor;
- }
- }
- REG_D[word2 & 7] = remainder;
- REG_D[(word2 >> 12) & 7] = quotient;
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- return;
- }
- m68ki_exception_illegal();
- #else
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint divisor = M68KMAKE_GET_OPER_AY_32;
- uint dividend_hi = REG_D[word2 & 7];
- uint dividend_lo = REG_D[(word2 >> 12) & 7];
- uint quotient = 0;
- uint remainder = 0;
- uint dividend_neg = 0;
- uint divisor_neg = 0;
- sint i;
- uint overflow;
- if(divisor != 0)
- {
- /* quad / long : long quotient, long remainder */
- if(BIT_A(word2))
- {
- if(BIT_B(word2)) /* signed */
- {
- /* special case in signed divide */
- if(dividend_hi == 0 && dividend_lo == 0x80000000 && divisor == 0xffffffff)
- {
- REG_D[word2 & 7] = 0;
- REG_D[(word2 >> 12) & 7] = 0x80000000;
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- if(GET_MSB_32(dividend_hi))
- {
- dividend_neg = 1;
- dividend_hi = (uint)MASK_OUT_ABOVE_32((-(sint)dividend_hi) - (dividend_lo != 0));
- dividend_lo = (uint)MASK_OUT_ABOVE_32(-(sint)dividend_lo);
- }
- if(GET_MSB_32(divisor))
- {
- divisor_neg = 1;
- divisor = (uint)MASK_OUT_ABOVE_32(-(sint)divisor);
- }
- }
- /* if the upper long is greater than the divisor, we're overflowing. */
- if(dividend_hi >= divisor)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- for(i = 31; i >= 0; i--)
- {
- quotient <<= 1;
- remainder = (remainder << 1) + ((dividend_hi >> i) & 1);
- if(remainder >= divisor)
- {
- remainder -= divisor;
- quotient++;
- }
- }
- for(i = 31; i >= 0; i--)
- {
- quotient <<= 1;
- overflow = GET_MSB_32(remainder);
- remainder = (remainder << 1) + ((dividend_lo >> i) & 1);
- if(remainder >= divisor || overflow)
- {
- remainder -= divisor;
- quotient++;
- }
- }
- if(BIT_B(word2)) /* signed */
- {
- if(quotient > 0x7fffffff)
- {
- FLAG_V = VFLAG_SET;
- return;
- }
- if(dividend_neg)
- {
- remainder = (uint)MASK_OUT_ABOVE_32(-(sint)remainder);
- quotient = (uint)MASK_OUT_ABOVE_32(-(sint)quotient);
- }
- if(divisor_neg)
- quotient = (uint)MASK_OUT_ABOVE_32(-(sint)quotient);
- }
- REG_D[word2 & 7] = remainder;
- REG_D[(word2 >> 12) & 7] = quotient;
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- /* long / long: long quotient, maybe long remainder */
- if(BIT_B(word2)) /* signed */
- {
- /* Special case in divide */
- if(dividend_lo == 0x80000000 && divisor == 0xffffffff)
- {
- FLAG_N = NFLAG_SET;
- FLAG_Z = ZFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- REG_D[(word2 >> 12) & 7] = 0x80000000;
- REG_D[word2 & 7] = 0;
- return;
- }
- REG_D[word2 & 7] = MAKE_INT_32(dividend_lo) % MAKE_INT_32(divisor);
- quotient = REG_D[(word2 >> 12) & 7] = MAKE_INT_32(dividend_lo) / MAKE_INT_32(divisor);
- }
- else
- {
- REG_D[word2 & 7] = MASK_OUT_ABOVE_32(dividend_lo) % MASK_OUT_ABOVE_32(divisor);
- quotient = REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(dividend_lo) / MASK_OUT_ABOVE_32(divisor);
- }
- FLAG_N = NFLAG_32(quotient);
- FLAG_Z = quotient;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_trap(EXCEPTION_ZERO_DIVIDE);
- return;
- }
- m68ki_exception_illegal();
- #endif
- }
- M68KMAKE_OP(eor, 8, ., d)
- {
- uint res = MASK_OUT_ABOVE_8(DY ^= MASK_OUT_ABOVE_8(DX));
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eor, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = MASK_OUT_ABOVE_8(DX ^ m68ki_read_8(ea));
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eor, 16, ., d)
- {
- uint res = MASK_OUT_ABOVE_16(DY ^= MASK_OUT_ABOVE_16(DX));
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eor, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = MASK_OUT_ABOVE_16(DX ^ m68ki_read_16(ea));
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eor, 32, ., d)
- {
- uint res = DY ^= DX;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eor, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = DX ^ m68ki_read_32(ea);
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 8, ., d)
- {
- uint res = MASK_OUT_ABOVE_8(DY ^= OPER_I_8());
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 8, ., .)
- {
- uint src = OPER_I_8();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = src ^ m68ki_read_8(ea);
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 16, ., d)
- {
- uint res = MASK_OUT_ABOVE_16(DY ^= OPER_I_16());
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 16, ., .)
- {
- uint src = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = src ^ m68ki_read_16(ea);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 32, ., d)
- {
- uint res = DY ^= OPER_I_32();
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 32, ., .)
- {
- uint src = OPER_I_32();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = src ^ m68ki_read_32(ea);
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(eori, 16, toc, .)
- {
- m68ki_set_ccr(m68ki_get_ccr() ^ OPER_I_16());
- }
- M68KMAKE_OP(eori, 16, tos, .)
- {
- if(FLAG_S)
- {
- uint src = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_set_sr(m68ki_get_sr() ^ src);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(exg, 32, dd, .)
- {
- uint* reg_a = &DX;
- uint* reg_b = &DY;
- uint tmp = *reg_a;
- *reg_a = *reg_b;
- *reg_b = tmp;
- }
- M68KMAKE_OP(exg, 32, aa, .)
- {
- uint* reg_a = &AX;
- uint* reg_b = &AY;
- uint tmp = *reg_a;
- *reg_a = *reg_b;
- *reg_b = tmp;
- }
- M68KMAKE_OP(exg, 32, da, .)
- {
- uint* reg_a = &DX;
- uint* reg_b = &AY;
- uint tmp = *reg_a;
- *reg_a = *reg_b;
- *reg_b = tmp;
- }
- M68KMAKE_OP(ext, 16, ., .)
- {
- uint* r_dst = &DY;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | MASK_OUT_ABOVE_8(*r_dst) | (GET_MSB_8(*r_dst) ? 0xff00 : 0);
- FLAG_N = NFLAG_16(*r_dst);
- FLAG_Z = MASK_OUT_ABOVE_16(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(ext, 32, ., .)
- {
- uint* r_dst = &DY;
- *r_dst = MASK_OUT_ABOVE_16(*r_dst) | (GET_MSB_16(*r_dst) ? 0xffff0000 : 0);
- FLAG_N = NFLAG_32(*r_dst);
- FLAG_Z = *r_dst;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(extb, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint* r_dst = &DY;
- *r_dst = MASK_OUT_ABOVE_8(*r_dst) | (GET_MSB_8(*r_dst) ? 0xffffff00 : 0);
- FLAG_N = NFLAG_32(*r_dst);
- FLAG_Z = *r_dst;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(illegal, 0, ., .)
- {
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(jmp, 32, ., .)
- {
- m68ki_jump(M68KMAKE_GET_EA_AY_32);
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- if(REG_PC == REG_PPC)
- USE_ALL_CYCLES();
- }
- M68KMAKE_OP(jsr, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_push_32(REG_PC);
- m68ki_jump(ea);
- }
- M68KMAKE_OP(lea, 32, ., .)
- {
- AX = M68KMAKE_GET_EA_AY_32;
- }
- M68KMAKE_OP(link, 16, ., a7)
- {
- REG_A[7] -= 4;
- m68ki_write_32(REG_A[7], REG_A[7]);
- REG_A[7] = MASK_OUT_ABOVE_32(REG_A[7] + MAKE_INT_16(OPER_I_16()));
- }
- M68KMAKE_OP(link, 16, ., .)
- {
- uint* r_dst = &AY;
- m68ki_push_32(*r_dst);
- *r_dst = REG_A[7];
- REG_A[7] = MASK_OUT_ABOVE_32(REG_A[7] + MAKE_INT_16(OPER_I_16()));
- }
- M68KMAKE_OP(link, 32, ., a7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_A[7] -= 4;
- m68ki_write_32(REG_A[7], REG_A[7]);
- REG_A[7] = MASK_OUT_ABOVE_32(REG_A[7] + OPER_I_32());
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(link, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint* r_dst = &AY;
- m68ki_push_32(*r_dst);
- *r_dst = REG_A[7];
- REG_A[7] = MASK_OUT_ABOVE_32(REG_A[7] + OPER_I_32());
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(lsr, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_X = FLAG_C = src << (9-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_X = FLAG_C = src << (9-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = src >> shift;
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_X = FLAG_C = src << (9-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 8, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift <= 8)
- {
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_X = FLAG_C = src << (9-shift);
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffffff00;
- FLAG_X = XFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 16, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift <= 16)
- {
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_C = FLAG_X = (src >> (shift - 1))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffff0000;
- FLAG_X = XFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 32, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = *r_dst;
- uint res = src >> shift;
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 32)
- {
- *r_dst = res;
- FLAG_C = FLAG_X = (src >> (shift - 1))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst = 0;
- FLAG_X = FLAG_C = (shift == 32 ? GET_MSB_32(src)>>23 : 0);
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsr, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = src >> 1;
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = res;
- FLAG_C = FLAG_X = src << 8;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = MASK_OUT_ABOVE_8(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src << shift;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = MASK_OUT_ABOVE_16(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> (8-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32(src << shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> (24-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 8, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = MASK_OUT_ABOVE_8(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift <= 8)
- {
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_X = FLAG_C = src << shift;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffffff00;
- FLAG_X = XFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 16, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = MASK_OUT_ABOVE_16(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift <= 16)
- {
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_X = FLAG_C = (src << shift) >> 8;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst &= 0xffff0000;
- FLAG_X = XFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 32, r, .)
- {
- uint* r_dst = &DY;
- uint shift = DX & 0x3f;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32(src << shift);
- if(shift != 0)
- {
- USE_CYCLES(shift<<CYC_SHIFT);
- if(shift < 32)
- {
- *r_dst = res;
- FLAG_X = FLAG_C = (src >> (32 - shift)) << 8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- *r_dst = 0;
- FLAG_X = FLAG_C = ((shift == 32 ? src & 1 : 0))<<8;
- FLAG_N = NFLAG_CLEAR;
- FLAG_Z = ZFLAG_SET;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(lsl, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = MASK_OUT_ABOVE_16(src << 1);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_X = FLAG_C = src >> 7;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, d, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, d, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, ai, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AX_AI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, ai, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AX_AI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pi7, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_A7_PI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pi, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AX_PI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pi7, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_A7_PI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pi, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AX_PI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pd7, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_A7_PD_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pd, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AX_PD_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pd7, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_A7_PD_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, pd, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AX_PD_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, di, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AX_DI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, di, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AX_DI_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, ix, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AX_IX_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, ix, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AX_IX_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, aw, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AW_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, aw, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AW_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, al, d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- uint ea = EA_AL_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 8, al, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- uint ea = EA_AL_8();
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, d, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, d, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, d, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ai, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AX_AI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ai, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AX_AI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ai, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AX_AI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pi, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AX_PI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pi, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AX_PI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pi, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AX_PI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pd, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AX_PD_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pd, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AX_PD_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, pd, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AX_PD_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, di, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AX_DI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, di, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AX_DI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, di, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AX_DI_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ix, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AX_IX_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ix, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AX_IX_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, ix, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AX_IX_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, aw, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AW_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, aw, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AW_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, aw, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AW_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, al, d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- uint ea = EA_AL_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, al, a)
- {
- uint res = MASK_OUT_ABOVE_16(AY);
- uint ea = EA_AL_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 16, al, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- uint ea = EA_AL_16();
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, d, d)
- {
- uint res = DY;
- uint* r_dst = &DX;
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, d, a)
- {
- uint res = AY;
- uint* r_dst = &DX;
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, d, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint* r_dst = &DX;
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ai, d)
- {
- uint res = DY;
- uint ea = EA_AX_AI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ai, a)
- {
- uint res = AY;
- uint ea = EA_AX_AI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ai, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AX_AI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pi, d)
- {
- uint res = DY;
- uint ea = EA_AX_PI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pi, a)
- {
- uint res = AY;
- uint ea = EA_AX_PI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pi, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AX_PI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pd, d)
- {
- uint res = DY;
- uint ea = EA_AX_PD_32();
- m68ki_write_16(ea+2, res & 0xFFFF );
- m68ki_write_16(ea, (res >> 16) & 0xFFFF );
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pd, a)
- {
- uint res = AY;
- uint ea = EA_AX_PD_32();
- m68ki_write_16(ea+2, res & 0xFFFF );
- m68ki_write_16(ea, (res >> 16) & 0xFFFF );
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, pd, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AX_PD_32();
- m68ki_write_16(ea+2, res & 0xFFFF );
- m68ki_write_16(ea, (res >> 16) & 0xFFFF );
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, di, d)
- {
- uint res = DY;
- uint ea = EA_AX_DI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, di, a)
- {
- uint res = AY;
- uint ea = EA_AX_DI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, di, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AX_DI_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ix, d)
- {
- uint res = DY;
- uint ea = EA_AX_IX_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ix, a)
- {
- uint res = AY;
- uint ea = EA_AX_IX_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, ix, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AX_IX_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, aw, d)
- {
- uint res = DY;
- uint ea = EA_AW_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, aw, a)
- {
- uint res = AY;
- uint ea = EA_AW_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, aw, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AW_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, al, d)
- {
- uint res = DY;
- uint ea = EA_AL_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, al, a)
- {
- uint res = AY;
- uint ea = EA_AL_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move, 32, al, .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- uint ea = EA_AL_32();
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(movea, 16, ., d)
- {
- AX = MAKE_INT_16(DY);
- }
- M68KMAKE_OP(movea, 16, ., a)
- {
- AX = MAKE_INT_16(AY);
- }
- M68KMAKE_OP(movea, 16, ., .)
- {
- AX = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- }
- M68KMAKE_OP(movea, 32, ., d)
- {
- AX = DY;
- }
- M68KMAKE_OP(movea, 32, ., a)
- {
- AX = AY;
- }
- M68KMAKE_OP(movea, 32, ., .)
- {
- AX = M68KMAKE_GET_OPER_AY_32;
- }
- M68KMAKE_OP(move, 16, frc, d)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- DY = MASK_OUT_BELOW_16(DY) | m68ki_get_ccr();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(move, 16, frc, .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- m68ki_write_16(M68KMAKE_GET_EA_AY_16, m68ki_get_ccr());
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(move, 16, toc, d)
- {
- m68ki_set_ccr(DY);
- }
- M68KMAKE_OP(move, 16, toc, .)
- {
- m68ki_set_ccr(M68KMAKE_GET_OPER_AY_16);
- }
- M68KMAKE_OP(move, 16, frs, d)
- {
- if(CPU_TYPE_IS_000(CPU_TYPE) || FLAG_S) /* NS990408 */
- {
- DY = MASK_OUT_BELOW_16(DY) | m68ki_get_sr();
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(move, 16, frs, .)
- {
- if(CPU_TYPE_IS_000(CPU_TYPE) || FLAG_S) /* NS990408 */
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- m68ki_write_16(ea, m68ki_get_sr());
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(move, 16, tos, d)
- {
- if(FLAG_S)
- {
- m68ki_set_sr(DY);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(move, 16, tos, .)
- {
- if(FLAG_S)
- {
- uint new_sr = M68KMAKE_GET_OPER_AY_16;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_set_sr(new_sr);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(move, 32, fru, .)
- {
- if(FLAG_S)
- {
- AY = REG_USP;
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(move, 32, tou, .)
- {
- if(FLAG_S)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- REG_USP = AY;
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(movec, 32, cr, .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- if(FLAG_S)
- {
- uint word2 = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- switch (word2 & 0xfff)
- {
- case 0x000: /* SFC */
- REG_DA[(word2 >> 12) & 15] = REG_SFC;
- return;
- case 0x001: /* DFC */
- REG_DA[(word2 >> 12) & 15] = REG_DFC;
- return;
- case 0x002: /* CACR */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_DA[(word2 >> 12) & 15] = REG_CACR;
- return;
- }
- return;
- case 0x800: /* USP */
- REG_DA[(word2 >> 12) & 15] = REG_USP;
- return;
- case 0x801: /* VBR */
- REG_DA[(word2 >> 12) & 15] = REG_VBR;
- return;
- case 0x802: /* CAAR */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_DA[(word2 >> 12) & 15] = REG_CAAR;
- return;
- }
- m68ki_exception_illegal();
- break;
- case 0x803: /* MSP */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_DA[(word2 >> 12) & 15] = FLAG_M ? REG_SP : REG_MSP;
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x804: /* ISP */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_DA[(word2 >> 12) & 15] = FLAG_M ? REG_ISP : REG_SP;
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x003: /* TC */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x004: /* ITT0 */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x005: /* ITT1 */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x006: /* DTT0 */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x007: /* DTT1 */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x805: /* MMUSR */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x806: /* URP */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x807: /* SRP */
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- default:
- m68ki_exception_illegal();
- return;
- }
- }
- m68ki_exception_privilege_violation();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(movec, 32, rc, .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- if(FLAG_S)
- {
- uint word2 = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- switch (word2 & 0xfff)
- {
- case 0x000: /* SFC */
- REG_SFC = REG_DA[(word2 >> 12) & 15] & 7;
- return;
- case 0x001: /* DFC */
- REG_DFC = REG_DA[(word2 >> 12) & 15] & 7;
- return;
- case 0x002: /* CACR */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- REG_CACR = REG_DA[(word2 >> 12) & 15];
- }
- else
- {
- /* non 68040 can only set the lower 4 bits (C,CE,F,E) */
- REG_CACR = REG_DA[(word2 >> 12) & 15] & 0x0f;
- }
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x800: /* USP */
- REG_USP = REG_DA[(word2 >> 12) & 15];
- return;
- case 0x801: /* VBR */
- REG_VBR = REG_DA[(word2 >> 12) & 15];
- return;
- case 0x802: /* CAAR */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_CAAR = REG_DA[(word2 >> 12) & 15];
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x803: /* MSP */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* we are in supervisor mode so just check for M flag */
- if(!FLAG_M)
- {
- REG_MSP = REG_DA[(word2 >> 12) & 15];
- return;
- }
- REG_SP = REG_DA[(word2 >> 12) & 15];
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x804: /* ISP */
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if(!FLAG_M)
- {
- REG_SP = REG_DA[(word2 >> 12) & 15];
- return;
- }
- REG_ISP = REG_DA[(word2 >> 12) & 15];
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x003: /* TC */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x004: /* ITT0 */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x005: /* ITT1 */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x006: /* DTT0 */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x007: /* DTT1 */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x805: /* MMUSR */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x806: /* URP */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- case 0x807: /* SRP */
- if (CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- /* TODO */
- return;
- }
- m68ki_exception_illegal();
- return;
- default:
- m68ki_exception_illegal();
- return;
- }
- }
- m68ki_exception_privilege_violation();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(movem, 16, re, pd)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = AY;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- ea -= 2;
- m68ki_write_16(ea, MASK_OUT_ABOVE_16(REG_DA[15-i]));
- count++;
- }
- AY = ea;
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 16, re, .)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- m68ki_write_16(ea, MASK_OUT_ABOVE_16(REG_DA[i]));
- ea += 2;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 32, re, pd)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = AY;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- ea -= 4;
- #if 0
- m68ki_write_32(ea, REG_DA[15-i] ); // notaz Cyclone hack
- #else
- m68ki_write_16(ea+2, REG_DA[15-i] & 0xFFFF );
- m68ki_write_16(ea, (REG_DA[15-i] >> 16) & 0xFFFF );
- #endif
- count++;
- }
- AY = ea;
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movem, 32, re, .)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- m68ki_write_32(ea, REG_DA[i]);
- ea += 4;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movem, 16, er, pi)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = AY;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = MAKE_INT_16(MASK_OUT_ABOVE_16(m68ki_read_16(ea)));
- ea += 2;
- count++;
- }
- AY = ea;
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 16, er, pcdi)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = EA_PCDI_16();
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = MAKE_INT_16(MASK_OUT_ABOVE_16(m68ki_read_pcrel_16(ea)));
- ea += 2;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 16, er, pcix)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = EA_PCIX_16();
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = MAKE_INT_16(MASK_OUT_ABOVE_16(m68ki_read_pcrel_16(ea)));
- ea += 2;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 16, er, .)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = MAKE_INT_16(MASK_OUT_ABOVE_16(m68ki_read_16(ea)));
- ea += 2;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_W);
- }
- M68KMAKE_OP(movem, 32, er, pi)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = AY;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = m68ki_read_32(ea);
- ea += 4;
- count++;
- }
- AY = ea;
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movem, 32, er, pcdi)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = EA_PCDI_32();
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = m68ki_read_pcrel_32(ea);
- ea += 4;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movem, 32, er, pcix)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = EA_PCIX_32();
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = m68ki_read_pcrel_32(ea);
- ea += 4;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movem, 32, er, .)
- {
- uint i = 0;
- uint register_list = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint count = 0;
- for(; i < 16; i++)
- if(register_list & (1 << i))
- {
- REG_DA[i] = m68ki_read_32(ea);
- ea += 4;
- count++;
- }
- USE_CYCLES(count<<CYC_MOVEM_L);
- }
- M68KMAKE_OP(movep, 16, re, .)
- {
- uint ea = EA_AY_DI_16();
- uint src = DX;
- m68ki_write_8(ea, MASK_OUT_ABOVE_8(src >> 8));
- m68ki_write_8(ea += 2, MASK_OUT_ABOVE_8(src));
- }
- M68KMAKE_OP(movep, 32, re, .)
- {
- uint ea = EA_AY_DI_32();
- uint src = DX;
- m68ki_write_8(ea, MASK_OUT_ABOVE_8(src >> 24));
- m68ki_write_8(ea += 2, MASK_OUT_ABOVE_8(src >> 16));
- m68ki_write_8(ea += 2, MASK_OUT_ABOVE_8(src >> 8));
- m68ki_write_8(ea += 2, MASK_OUT_ABOVE_8(src));
- }
- M68KMAKE_OP(movep, 16, er, .)
- {
- uint ea = EA_AY_DI_16();
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | ((m68ki_read_8(ea) << 8) + m68ki_read_8(ea + 2));
- }
- M68KMAKE_OP(movep, 32, er, .)
- {
- uint ea = EA_AY_DI_32();
- DX = (m68ki_read_8(ea) << 24) + (m68ki_read_8(ea + 2) << 16)
- + (m68ki_read_8(ea + 4) << 8) + m68ki_read_8(ea + 6);
- }
- M68KMAKE_OP(moves, 8, ., .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- if(FLAG_S)
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_8;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- if(BIT_B(word2)) /* Register to memory */
- {
- m68ki_write_8_fc(ea, REG_DFC, MASK_OUT_ABOVE_8(REG_DA[(word2 >> 12) & 15]));
- return;
- }
- if(BIT_F(word2)) /* Memory to address register */
- {
- REG_A[(word2 >> 12) & 7] = MAKE_INT_8(m68ki_read_8_fc(ea, REG_SFC));
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- /* Memory to data register */
- REG_D[(word2 >> 12) & 7] = MASK_OUT_BELOW_8(REG_D[(word2 >> 12) & 7]) | m68ki_read_8_fc(ea, REG_SFC);
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- m68ki_exception_privilege_violation();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(moves, 16, ., .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- if(FLAG_S)
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- if(BIT_B(word2)) /* Register to memory */
- {
- m68ki_write_16_fc(ea, REG_DFC, MASK_OUT_ABOVE_16(REG_DA[(word2 >> 12) & 15]));
- return;
- }
- if(BIT_F(word2)) /* Memory to address register */
- {
- REG_A[(word2 >> 12) & 7] = MAKE_INT_16(m68ki_read_16_fc(ea, REG_SFC));
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- /* Memory to data register */
- REG_D[(word2 >> 12) & 7] = MASK_OUT_BELOW_16(REG_D[(word2 >> 12) & 7]) | m68ki_read_16_fc(ea, REG_SFC);
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- m68ki_exception_privilege_violation();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(moves, 32, ., .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- if(FLAG_S)
- {
- uint word2 = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_32;
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- if(BIT_B(word2)) /* Register to memory */
- {
- m68ki_write_32_fc(ea, REG_DFC, REG_DA[(word2 >> 12) & 15]);
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- /* Memory to register */
- REG_DA[(word2 >> 12) & 15] = m68ki_read_32_fc(ea, REG_SFC);
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- USE_CYCLES(2);
- return;
- }
- m68ki_exception_privilege_violation();
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(moveq, 32, ., .)
- {
- uint res = DX = MAKE_INT_8(MASK_OUT_ABOVE_8(REG_IR));
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(move16, 32, ., .)
- {
- UINT16 w2 = OPER_I_16();
- int ax = REG_IR & 7;
- int ay = (w2 >> 12) & 7;
- m68ki_write_32(REG_A[ay], m68ki_read_32(REG_A[ax]));
- m68ki_write_32(REG_A[ay]+4, m68ki_read_32(REG_A[ax]+4));
- m68ki_write_32(REG_A[ay]+8, m68ki_read_32(REG_A[ax]+8));
- m68ki_write_32(REG_A[ay]+12, m68ki_read_32(REG_A[ax]+12));
- REG_A[ax] += 16;
- REG_A[ay] += 16;
- }
- M68KMAKE_OP(muls, 16, ., d)
- {
- uint* r_dst = &DX;
- uint res = MASK_OUT_ABOVE_32(MAKE_INT_16(DY) * MAKE_INT_16(MASK_OUT_ABOVE_16(*r_dst)));
- *r_dst = res;
- FLAG_Z = res;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(muls, 16, ., .)
- {
- uint* r_dst = &DX;
- uint res = MASK_OUT_ABOVE_32(MAKE_INT_16(M68KMAKE_GET_OPER_AY_16) * MAKE_INT_16(MASK_OUT_ABOVE_16(*r_dst)));
- *r_dst = res;
- FLAG_Z = res;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(mulu, 16, ., d)
- {
- uint* r_dst = &DX;
- uint res = MASK_OUT_ABOVE_16(DY) * MASK_OUT_ABOVE_16(*r_dst);
- *r_dst = res;
- FLAG_Z = res;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(mulu, 16, ., .)
- {
- uint* r_dst = &DX;
- uint res = M68KMAKE_GET_OPER_AY_16 * MASK_OUT_ABOVE_16(*r_dst);
- *r_dst = res;
- FLAG_Z = res;
- FLAG_N = NFLAG_32(res);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(mull, 32, ., d)
- {
- #if M68K_USE_64_BIT
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint64 src = DY;
- uint64 dst = REG_D[(word2 >> 12) & 7];
- uint64 res;
- FLAG_C = CFLAG_CLEAR;
- if(BIT_B(word2)) /* signed */
- {
- res = (sint64)((sint32)src) * (sint64)((sint32)dst);
- if(!BIT_A(word2))
- {
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_N = NFLAG_32(res);
- FLAG_V = ((sint64)res != (sint32)res)<<7;
- REG_D[(word2 >> 12) & 7] = FLAG_Z;
- return;
- }
- FLAG_Z = MASK_OUT_ABOVE_32(res) | (res>>32);
- FLAG_N = NFLAG_64(res);
- FLAG_V = VFLAG_CLEAR;
- REG_D[word2 & 7] = (res >> 32);
- REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(res);
- return;
- }
- res = src * dst;
- if(!BIT_A(word2))
- {
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_N = NFLAG_32(res);
- FLAG_V = (res > 0xffffffff)<<7;
- REG_D[(word2 >> 12) & 7] = FLAG_Z;
- return;
- }
- FLAG_Z = MASK_OUT_ABOVE_32(res) | (res>>32);
- FLAG_N = NFLAG_64(res);
- FLAG_V = VFLAG_CLEAR;
- REG_D[word2 & 7] = (res >> 32);
- REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(res);
- return;
- }
- m68ki_exception_illegal();
- #else
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint src = DY;
- uint dst = REG_D[(word2 >> 12) & 7];
- uint neg = GET_MSB_32(src ^ dst);
- uint src1;
- uint src2;
- uint dst1;
- uint dst2;
- uint r1;
- uint r2;
- uint r3;
- uint r4;
- uint lo;
- uint hi;
- FLAG_C = CFLAG_CLEAR;
- if(BIT_B(word2)) /* signed */
- {
- if(GET_MSB_32(src))
- src = (uint)MASK_OUT_ABOVE_32(-(sint)src);
- if(GET_MSB_32(dst))
- dst = (uint)MASK_OUT_ABOVE_32(-(sint)dst);
- }
- src1 = MASK_OUT_ABOVE_16(src);
- src2 = src>>16;
- dst1 = MASK_OUT_ABOVE_16(dst);
- dst2 = dst>>16;
- r1 = src1 * dst1;
- r2 = src1 * dst2;
- r3 = src2 * dst1;
- r4 = src2 * dst2;
- lo = r1 + (MASK_OUT_ABOVE_16(r2)<<16) + (MASK_OUT_ABOVE_16(r3)<<16);
- hi = r4 + (r2>>16) + (r3>>16) + (((r1>>16) + MASK_OUT_ABOVE_16(r2) + MASK_OUT_ABOVE_16(r3)) >> 16);
- if(BIT_B(word2) && neg)
- {
- hi = (uint)MASK_OUT_ABOVE_32((-(sint)hi) - (lo != 0));
- lo = (uint)MASK_OUT_ABOVE_32(-(sint)lo);
- }
- if(BIT_A(word2))
- {
- REG_D[word2 & 7] = hi;
- REG_D[(word2 >> 12) & 7] = lo;
- FLAG_N = NFLAG_32(hi);
- FLAG_Z = hi | lo;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- REG_D[(word2 >> 12) & 7] = lo;
- FLAG_N = NFLAG_32(lo);
- FLAG_Z = lo;
- if(BIT_B(word2))
- FLAG_V = (!((GET_MSB_32(lo) && hi == 0xffffffff) || (!GET_MSB_32(lo) && !hi)))<<7;
- else
- FLAG_V = (hi != 0) << 7;
- return;
- }
- m68ki_exception_illegal();
- #endif
- }
- M68KMAKE_OP(mull, 32, ., .)
- {
- #if M68K_USE_64_BIT
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint64 src = M68KMAKE_GET_OPER_AY_32;
- uint64 dst = REG_D[(word2 >> 12) & 7];
- uint64 res;
- FLAG_C = CFLAG_CLEAR;
- if(BIT_B(word2)) /* signed */
- {
- res = (sint64)((sint32)src) * (sint64)((sint32)dst);
- if(!BIT_A(word2))
- {
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_N = NFLAG_32(res);
- FLAG_V = ((sint64)res != (sint32)res)<<7;
- REG_D[(word2 >> 12) & 7] = FLAG_Z;
- return;
- }
- FLAG_Z = MASK_OUT_ABOVE_32(res) | (res>>32);
- FLAG_N = NFLAG_64(res);
- FLAG_V = VFLAG_CLEAR;
- REG_D[word2 & 7] = (res >> 32);
- REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(res);
- return;
- }
- res = src * dst;
- if(!BIT_A(word2))
- {
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_N = NFLAG_32(res);
- FLAG_V = (res > 0xffffffff)<<7;
- REG_D[(word2 >> 12) & 7] = FLAG_Z;
- return;
- }
- FLAG_Z = MASK_OUT_ABOVE_32(res) | (res>>32);
- FLAG_N = NFLAG_64(res);
- FLAG_V = VFLAG_CLEAR;
- REG_D[word2 & 7] = (res >> 32);
- REG_D[(word2 >> 12) & 7] = MASK_OUT_ABOVE_32(res);
- return;
- }
- m68ki_exception_illegal();
- #else
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint word2 = OPER_I_16();
- uint src = M68KMAKE_GET_OPER_AY_32;
- uint dst = REG_D[(word2 >> 12) & 7];
- uint neg = GET_MSB_32(src ^ dst);
- uint src1;
- uint src2;
- uint dst1;
- uint dst2;
- uint r1;
- uint r2;
- uint r3;
- uint r4;
- uint lo;
- uint hi;
- FLAG_C = CFLAG_CLEAR;
- if(BIT_B(word2)) /* signed */
- {
- if(GET_MSB_32(src))
- src = (uint)MASK_OUT_ABOVE_32(-(sint)src);
- if(GET_MSB_32(dst))
- dst = (uint)MASK_OUT_ABOVE_32(-(sint)dst);
- }
- src1 = MASK_OUT_ABOVE_16(src);
- src2 = src>>16;
- dst1 = MASK_OUT_ABOVE_16(dst);
- dst2 = dst>>16;
- r1 = src1 * dst1;
- r2 = src1 * dst2;
- r3 = src2 * dst1;
- r4 = src2 * dst2;
- lo = r1 + (MASK_OUT_ABOVE_16(r2)<<16) + (MASK_OUT_ABOVE_16(r3)<<16);
- hi = r4 + (r2>>16) + (r3>>16) + (((r1>>16) + MASK_OUT_ABOVE_16(r2) + MASK_OUT_ABOVE_16(r3)) >> 16);
- if(BIT_B(word2) && neg)
- {
- hi = (uint)MASK_OUT_ABOVE_32((-(sint)hi) - (lo != 0));
- lo = (uint)MASK_OUT_ABOVE_32(-(sint)lo);
- }
- if(BIT_A(word2))
- {
- REG_D[word2 & 7] = hi;
- REG_D[(word2 >> 12) & 7] = lo;
- FLAG_N = NFLAG_32(hi);
- FLAG_Z = hi | lo;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- REG_D[(word2 >> 12) & 7] = lo;
- FLAG_N = NFLAG_32(lo);
- FLAG_Z = lo;
- if(BIT_B(word2))
- FLAG_V = (!((GET_MSB_32(lo) && hi == 0xffffffff) || (!GET_MSB_32(lo) && !hi)))<<7;
- else
- FLAG_V = (hi != 0) << 7;
- return;
- }
- m68ki_exception_illegal();
- #endif
- }
- M68KMAKE_OP(nbcd, 8, ., d)
- {
- uint* r_dst = &DY;
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = -dst - XFLAG_AS_1();
- if(res != 0)
- {
- FLAG_V = res; /* Undefined V behavior */
- if(((res|dst) & 0x0f) == 0)
- res = (res & 0xf0) + 6;
- res = MASK_OUT_ABOVE_8(res + 0x9a);
- FLAG_V &= ~res; /* Undefined V behavior part II */
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_Z |= res;
- FLAG_C = CFLAG_SET;
- FLAG_X = XFLAG_SET;
- }
- else
- {
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_X = XFLAG_CLEAR;
- }
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- }
- M68KMAKE_OP(nbcd, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint res = -dst - XFLAG_AS_1();
- if(res != 0)
- {
- FLAG_V = res; /* Undefined V behavior */
- if(((res|dst) & 0x0f) == 0)
- res = (res & 0xf0) + 6;
- res = MASK_OUT_ABOVE_8(res + 0x9a);
- FLAG_V &= ~res; /* Undefined V behavior part II */
- m68ki_write_8(ea, MASK_OUT_ABOVE_8(res));
- FLAG_Z |= res;
- FLAG_C = CFLAG_SET;
- FLAG_X = XFLAG_SET;
- }
- else
- {
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- FLAG_X = XFLAG_CLEAR;
- }
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- }
- M68KMAKE_OP(neg, 8, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - MASK_OUT_ABOVE_8(*r_dst);
- FLAG_N = NFLAG_8(res);
- FLAG_C = FLAG_X = CFLAG_8(res);
- FLAG_V = *r_dst & res;
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(neg, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- uint res = 0 - src;
- FLAG_N = NFLAG_8(res);
- FLAG_C = FLAG_X = CFLAG_8(res);
- FLAG_V = src & res;
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(neg, 16, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - MASK_OUT_ABOVE_16(*r_dst);
- FLAG_N = NFLAG_16(res);
- FLAG_C = FLAG_X = CFLAG_16(res);
- FLAG_V = (*r_dst & res)>>8;
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(neg, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = 0 - src;
- FLAG_N = NFLAG_16(res);
- FLAG_C = FLAG_X = CFLAG_16(res);
- FLAG_V = (src & res)>>8;
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(neg, 32, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - *r_dst;
- FLAG_N = NFLAG_32(res);
- FLAG_C = FLAG_X = CFLAG_SUB_32(*r_dst, 0, res);
- FLAG_V = (*r_dst & res)>>24;
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(neg, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint src = m68ki_read_32(ea);
- uint res = 0 - src;
- FLAG_N = NFLAG_32(res);
- FLAG_C = FLAG_X = CFLAG_SUB_32(src, 0, res);
- FLAG_V = (src & res)>>24;
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(negx, 8, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - MASK_OUT_ABOVE_8(*r_dst) - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = *r_dst & res;
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- }
- M68KMAKE_OP(negx, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = m68ki_read_8(ea);
- uint res = 0 - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = src & res;
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(negx, 16, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - MASK_OUT_ABOVE_16(*r_dst) - XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = (*r_dst & res)>>8;
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- }
- M68KMAKE_OP(negx, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = 0 - MASK_OUT_ABOVE_16(src) - XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = (src & res)>>8;
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- m68ki_write_16(ea, res);
- }
- M68KMAKE_OP(negx, 32, ., d)
- {
- uint* r_dst = &DY;
- uint res = 0 - MASK_OUT_ABOVE_32(*r_dst) - XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(*r_dst, 0, res);
- FLAG_V = (*r_dst & res)>>24;
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- *r_dst = res;
- }
- M68KMAKE_OP(negx, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint src = m68ki_read_32(ea);
- uint res = 0 - MASK_OUT_ABOVE_32(src) - XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, 0, res);
- FLAG_V = (src & res)>>24;
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- m68ki_write_32(ea, res);
- }
- M68KMAKE_OP(nop, 0, ., .)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- }
- M68KMAKE_OP(not, 8, ., d)
- {
- uint* r_dst = &DY;
- uint res = MASK_OUT_ABOVE_8(~*r_dst);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(not, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = MASK_OUT_ABOVE_8(~m68ki_read_8(ea));
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(not, 16, ., d)
- {
- uint* r_dst = &DY;
- uint res = MASK_OUT_ABOVE_16(~*r_dst);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(not, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = MASK_OUT_ABOVE_16(~m68ki_read_16(ea));
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(not, 32, ., d)
- {
- uint* r_dst = &DY;
- uint res = *r_dst = MASK_OUT_ABOVE_32(~*r_dst);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(not, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = MASK_OUT_ABOVE_32(~m68ki_read_32(ea));
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 8, er, d)
- {
- uint res = MASK_OUT_ABOVE_8((DX |= MASK_OUT_ABOVE_8(DY)));
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 8, er, .)
- {
- uint res = MASK_OUT_ABOVE_8((DX |= M68KMAKE_GET_OPER_AY_8));
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 16, er, d)
- {
- uint res = MASK_OUT_ABOVE_16((DX |= MASK_OUT_ABOVE_16(DY)));
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 16, er, .)
- {
- uint res = MASK_OUT_ABOVE_16((DX |= M68KMAKE_GET_OPER_AY_16));
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 32, er, d)
- {
- uint res = DX |= DY;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 32, er, .)
- {
- uint res = DX |= M68KMAKE_GET_OPER_AY_32;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 8, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = MASK_OUT_ABOVE_8(DX | m68ki_read_8(ea));
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 16, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = MASK_OUT_ABOVE_16(DX | m68ki_read_16(ea));
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(or, 32, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = DX | m68ki_read_32(ea);
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 8, ., d)
- {
- uint res = MASK_OUT_ABOVE_8((DY |= OPER_I_8()));
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 8, ., .)
- {
- uint src = OPER_I_8();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint res = MASK_OUT_ABOVE_8(src | m68ki_read_8(ea));
- m68ki_write_8(ea, res);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 16, ., d)
- {
- uint res = MASK_OUT_ABOVE_16(DY |= OPER_I_16());
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 16, ., .)
- {
- uint src = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint res = MASK_OUT_ABOVE_16(src | m68ki_read_16(ea));
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 32, ., d)
- {
- uint res = DY |= OPER_I_32();
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 32, ., .)
- {
- uint src = OPER_I_32();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint res = src | m68ki_read_32(ea);
- m68ki_write_32(ea, res);
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ori, 16, toc, .)
- {
- m68ki_set_ccr(m68ki_get_ccr() | OPER_I_16());
- }
- M68KMAKE_OP(ori, 16, tos, .)
- {
- if(FLAG_S)
- {
- uint src = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_set_sr(m68ki_get_sr() | src);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(pack, 16, rr, .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: DX and DY are reversed in Motorola's docs */
- uint src = DY + OPER_I_16();
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | ((src >> 4) & 0x00f0) | (src & 0x000f);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(pack, 16, mm, ax7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint ea_src = EA_AY_PD_8();
- uint src = m68ki_read_8(ea_src);
- ea_src = EA_AY_PD_8();
- src = ((src << 8) | m68ki_read_8(ea_src)) + OPER_I_16();
- m68ki_write_8(EA_A7_PD_8(), ((src >> 4) & 0x00f0) | (src & 0x000f));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(pack, 16, mm, ay7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint ea_src = EA_A7_PD_8();
- uint src = m68ki_read_8(ea_src);
- ea_src = EA_A7_PD_8();
- src = ((src << 8) | m68ki_read_8(ea_src)) + OPER_I_16();
- m68ki_write_8(EA_AX_PD_8(), ((src >> 4) & 0x00f0) | (src & 0x000f));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(pack, 16, mm, axy7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint ea_src = EA_A7_PD_8();
- uint src = m68ki_read_8(ea_src);
- ea_src = EA_A7_PD_8();
- src = ((src << 8) | m68ki_read_8(ea_src)) + OPER_I_16();
- m68ki_write_8(EA_A7_PD_8(), ((src >> 4) & 0x00f0) | (src & 0x000f));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(pack, 16, mm, .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint ea_src = EA_AY_PD_8();
- uint src = m68ki_read_8(ea_src);
- ea_src = EA_AY_PD_8();
- src = ((src << 8) | m68ki_read_8(ea_src)) + OPER_I_16();
- m68ki_write_8(EA_AX_PD_8(), ((src >> 4) & 0x00f0) | (src & 0x000f));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(pea, 32, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- m68ki_push_32(ea);
- }
- M68KMAKE_OP(pflush, 32, ., .)
- {
- if(CPU_TYPE_IS_040_PLUS(CPU_TYPE))
- {
- // Nothing to do, unless address translation cache is emulated
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(reset, 0, ., .)
- {
- if(FLAG_S)
- {
- m68ki_output_reset(); /* auto-disable (see m68kcpu.h) */
- USE_CYCLES(CYC_RESET);
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(ror, 8, s, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint shift = orig_shift & 7;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROR_8(src, shift);
- if(orig_shift != 0)
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = src << (9-orig_shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROR_16(src, shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = src << (9-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint64 src = *r_dst;
- uint res = ROR_32(src, shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = src << (9-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 8, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 7;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROR_8(src, shift);
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_C = src << (8-((shift-1)&7));
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 16, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 15;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROR_16(src, shift);
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_C = (src >> ((shift - 1) & 15)) << 8;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 32, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 31;
- uint64 src = *r_dst;
- uint res = ROR_32(src, shift);
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_C = (src >> ((shift - 1) & 31)) << 8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(ror, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = ROR_16(src, 1);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = src << 8;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 8, s, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint shift = orig_shift & 7;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROL_8(src, shift);
- if(orig_shift != 0)
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_C = src << orig_shift;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROL_16(src, shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = src >> (8-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 32, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint64 src = *r_dst;
- uint res = ROL_32(src, shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_C = src >> (24-shift);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 8, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 7;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROL_8(src, shift);
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- if(shift != 0)
- {
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_C = src << shift;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = (src & 1)<<8;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_8(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 16, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 15;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = MASK_OUT_ABOVE_16(ROL_16(src, shift));
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- if(shift != 0)
- {
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_C = (src << shift) >> 8;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = (src & 1)<<8;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_16(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 32, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift & 31;
- uint64 src = *r_dst;
- uint res = ROL_32(src, shift);
- if(orig_shift != 0)
- {
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_C = (src >> ((32 - shift) & 0x1f)) << 8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = CFLAG_CLEAR;
- FLAG_N = NFLAG_32(src);
- FLAG_Z = src;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rol, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = MASK_OUT_ABOVE_16(ROL_16(src, 1));
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_C = src >> 7;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxr, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROR_9(src | (XFLAG_AS_1() << 8), shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res;
- res = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxr, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROR_17(src | (XFLAG_AS_1() << 16), shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxr, 32, s, .)
- {
- #if M68K_USE_64_BIT
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint64 src = *r_dst;
- uint64 res = src | (((uint64)XFLAG_AS_1()) << 32);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- res = ROR_33_64(res, shift);
- FLAG_C = FLAG_X = res >> 24;
- res = MASK_OUT_ABOVE_32(res);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #else
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32((ROR_33(src, shift) & ~(1 << (32 - shift))) | (XFLAG_AS_1() << (32 - shift)));
- uint new_x_flag = src & (1 << (shift - 1));
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_C = FLAG_X = (new_x_flag != 0)<<8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #endif
- }
- M68KMAKE_OP(roxr, 8, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 9;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROR_9(src | (XFLAG_AS_1() << 8), shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res;
- res = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_8(*r_dst);
- FLAG_Z = MASK_OUT_ABOVE_8(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxr, 16, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 17;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROR_17(src | (XFLAG_AS_1() << 16), shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_16(*r_dst);
- FLAG_Z = MASK_OUT_ABOVE_16(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxr, 32, r, .)
- {
- #if M68K_USE_64_BIT
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 33;
- uint64 src = *r_dst;
- uint64 res = src | (((uint64)XFLAG_AS_1()) << 32);
- res = ROR_33_64(res, shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 24;
- res = MASK_OUT_ABOVE_32(res);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_32(*r_dst);
- FLAG_Z = *r_dst;
- FLAG_V = VFLAG_CLEAR;
- #else
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift % 33;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32((ROR_33(src, shift) & ~(1 << (32 - shift))) | (XFLAG_AS_1() << (32 - shift)));
- uint new_x_flag = src & (1 << (shift - 1));
- if(orig_shift != 0)
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- if(shift != 0)
- {
- *r_dst = res;
- FLAG_X = (new_x_flag != 0)<<8;
- }
- else
- res = src;
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #endif
- }
- M68KMAKE_OP(roxr, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = ROR_17(src | (XFLAG_AS_1() << 16), 1);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxl, 8, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROL_9(src | (XFLAG_AS_1() << 8), shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res;
- res = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxl, 16, s, .)
- {
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROL_17(src | (XFLAG_AS_1() << 16), shift);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxl, 32, s, .)
- {
- #if M68K_USE_64_BIT
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint64 src = *r_dst;
- uint64 res = src | (((uint64)XFLAG_AS_1()) << 32);
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- res = ROL_33_64(res, shift);
- FLAG_C = FLAG_X = res >> 24;
- res = MASK_OUT_ABOVE_32(res);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #else
- uint* r_dst = &DY;
- uint shift = (((REG_IR >> 9) - 1) & 7) + 1;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32((ROL_33(src, shift) & ~(1 << (shift - 1))) | (XFLAG_AS_1() << (shift - 1)));
- uint new_x_flag = src & (1 << (32 - shift));
- if(shift != 0)
- USE_CYCLES(shift<<CYC_SHIFT);
- *r_dst = res;
- FLAG_C = FLAG_X = (new_x_flag != 0)<<8;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #endif
- }
- M68KMAKE_OP(roxl, 8, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 9;
- uint src = MASK_OUT_ABOVE_8(*r_dst);
- uint res = ROL_9(src | (XFLAG_AS_1() << 8), shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res;
- res = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_8(*r_dst);
- FLAG_Z = MASK_OUT_ABOVE_8(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxl, 16, r, .)
- {
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 17;
- uint src = MASK_OUT_ABOVE_16(*r_dst);
- uint res = ROL_17(src | (XFLAG_AS_1() << 16), shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_16(*r_dst);
- FLAG_Z = MASK_OUT_ABOVE_16(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(roxl, 32, r, .)
- {
- #if M68K_USE_64_BIT
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- if(orig_shift != 0)
- {
- uint shift = orig_shift % 33;
- uint64 src = *r_dst;
- uint64 res = src | (((uint64)XFLAG_AS_1()) << 32);
- res = ROL_33_64(res, shift);
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- FLAG_C = FLAG_X = res >> 24;
- res = MASK_OUT_ABOVE_32(res);
- *r_dst = res;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- return;
- }
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_32(*r_dst);
- FLAG_Z = *r_dst;
- FLAG_V = VFLAG_CLEAR;
- #else
- uint* r_dst = &DY;
- uint orig_shift = DX & 0x3f;
- uint shift = orig_shift % 33;
- uint src = *r_dst;
- uint res = MASK_OUT_ABOVE_32((ROL_33(src, shift) & ~(1 << (shift - 1))) | (XFLAG_AS_1() << (shift - 1)));
- uint new_x_flag = src & (1 << (32 - shift));
- if(orig_shift != 0)
- USE_CYCLES(orig_shift<<CYC_SHIFT);
- if(shift != 0)
- {
- *r_dst = res;
- FLAG_X = (new_x_flag != 0)<<8;
- }
- else
- res = src;
- FLAG_C = FLAG_X;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- #endif
- }
- M68KMAKE_OP(roxl, 16, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = m68ki_read_16(ea);
- uint res = ROL_17(src | (XFLAG_AS_1() << 16), 1);
- FLAG_C = FLAG_X = res >> 8;
- res = MASK_OUT_ABOVE_16(res);
- m68ki_write_16(ea, res);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(rtd, 32, ., .)
- {
- if(CPU_TYPE_IS_010_PLUS(CPU_TYPE))
- {
- uint new_pc = m68ki_pull_32();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- REG_A[7] = MASK_OUT_ABOVE_32(REG_A[7] + MAKE_INT_16(OPER_I_16()));
- m68ki_jump(new_pc);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(rte, 32, ., .)
- {
- if(FLAG_S)
- {
- uint new_sr;
- uint new_pc;
- uint format_word;
- m68ki_rte_callback(); /* auto-disable (see m68kcpu.h) */
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- if(CPU_TYPE_IS_000(CPU_TYPE))
- {
- new_sr = m68ki_pull_16();
- new_pc = m68ki_pull_32();
- m68ki_jump(new_pc);
- m68ki_set_sr(new_sr);
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- return;
- }
- if(CPU_TYPE_IS_010(CPU_TYPE))
- {
- format_word = m68ki_read_16(REG_A[7]+6) >> 12;
- if(format_word == 0)
- {
- new_sr = m68ki_pull_16();
- new_pc = m68ki_pull_32();
- m68ki_fake_pull_16(); /* format word */
- m68ki_jump(new_pc);
- m68ki_set_sr(new_sr);
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- return;
- }
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- /* Not handling bus fault (9) */
- m68ki_exception_format_error();
- return;
- }
- /* Otherwise it's 020 */
- rte_loop:
- format_word = m68ki_read_16(REG_A[7]+6) >> 12;
- switch(format_word)
- {
- case 0: /* Normal */
- new_sr = m68ki_pull_16();
- new_pc = m68ki_pull_32();
- m68ki_fake_pull_16(); /* format word */
- m68ki_jump(new_pc);
- m68ki_set_sr(new_sr);
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- return;
- case 1: /* Throwaway */
- new_sr = m68ki_pull_16();
- m68ki_fake_pull_32(); /* program counter */
- m68ki_fake_pull_16(); /* format word */
- m68ki_set_sr_noint(new_sr);
- goto rte_loop;
- case 2: /* Trap */
- new_sr = m68ki_pull_16();
- new_pc = m68ki_pull_32();
- m68ki_fake_pull_16(); /* format word */
- m68ki_fake_pull_32(); /* address */
- m68ki_jump(new_pc);
- m68ki_set_sr(new_sr);
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- return;
- }
- /* Not handling long or short bus fault */
- CPU_INSTR_MODE = INSTRUCTION_YES;
- CPU_RUN_MODE = RUN_MODE_NORMAL;
- m68ki_exception_format_error();
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(rtm, 32, ., .)
- {
- if(CPU_TYPE_IS_020_VARIANT(CPU_TYPE))
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- M68K_DO_LOG((M68K_LOG_FILEHANDLE "%s at %08x: called unimplemented instruction %04x (%s)\n",
- m68ki_cpu_names[CPU_TYPE], ADDRESS_68K(REG_PC - 2), REG_IR,
- m68k_disassemble_quick(ADDRESS_68K(REG_PC - 2))));
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(rtr, 32, ., .)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_set_ccr(m68ki_pull_16());
- m68ki_jump(m68ki_pull_32());
- }
- M68KMAKE_OP(rts, 32, ., .)
- {
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- m68ki_jump(m68ki_pull_32());
- }
- M68KMAKE_OP(sbcd, 8, rr, .)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = LOW_NIBBLE(dst) - LOW_NIBBLE(src) - XFLAG_AS_1();
- uint corf = 0;
- if(res > 0xf)
- corf = 6;
- res += HIGH_NIBBLE(dst) - HIGH_NIBBLE(src);
- FLAG_V = res; /* Undefined V behavior */
- if(res > 0xff)
- {
- res += 0xa0;
- FLAG_X = FLAG_C = CFLAG_SET;
- }
- else if(res < corf)
- FLAG_X = FLAG_C = CFLAG_SET;
- else
- FLAG_X = FLAG_C = 0;
- res = MASK_OUT_ABOVE_8(res - corf);
- FLAG_V &= ~res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- }
- M68KMAKE_OP(sbcd, 8, mm, ax7)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(dst) - LOW_NIBBLE(src) - XFLAG_AS_1();
- uint corf = 0;
- if(res > 0xf)
- corf = 6;
- res += HIGH_NIBBLE(dst) - HIGH_NIBBLE(src);
- FLAG_V = res; /* Undefined V behavior */
- if(res > 0xff)
- {
- res += 0xa0;
- FLAG_X = FLAG_C = CFLAG_SET;
- }
- else if(res < corf)
- FLAG_X = FLAG_C = CFLAG_SET;
- else
- FLAG_X = FLAG_C = 0;
- res = MASK_OUT_ABOVE_8(res - corf);
- FLAG_V &= ~res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(sbcd, 8, mm, ay7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(dst) - LOW_NIBBLE(src) - XFLAG_AS_1();
- uint corf = 0;
- if(res > 0xf)
- corf = 6;
- res += HIGH_NIBBLE(dst) - HIGH_NIBBLE(src);
- FLAG_V = res; /* Undefined V behavior */
- if(res > 0xff)
- {
- res += 0xa0;
- FLAG_X = FLAG_C = CFLAG_SET;
- }
- else if(res < corf)
- FLAG_X = FLAG_C = CFLAG_SET;
- else
- FLAG_X = FLAG_C = 0;
- res = MASK_OUT_ABOVE_8(res - corf);
- FLAG_V &= ~res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(sbcd, 8, mm, axy7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(dst) - LOW_NIBBLE(src) - XFLAG_AS_1();
- uint corf = 0;
- if(res > 0xf)
- corf = 6;
- res += HIGH_NIBBLE(dst) - HIGH_NIBBLE(src);
- FLAG_V = res; /* Undefined V behavior */
- if(res > 0xff)
- {
- res += 0xa0;
- FLAG_X = FLAG_C = CFLAG_SET;
- }
- else if(res < corf)
- FLAG_X = FLAG_C = CFLAG_SET;
- else
- FLAG_X = FLAG_C = 0;
- res = MASK_OUT_ABOVE_8(res - corf);
- FLAG_V &= ~res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(sbcd, 8, mm, .)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = LOW_NIBBLE(dst) - LOW_NIBBLE(src) - XFLAG_AS_1();
- uint corf = 0;
- if(res > 0xf)
- corf = 6;
- res += HIGH_NIBBLE(dst) - HIGH_NIBBLE(src);
- FLAG_V = res; /* Undefined V behavior */
- if(res > 0xff)
- {
- res += 0xa0;
- FLAG_X = FLAG_C = CFLAG_SET;
- }
- else if(res < corf)
- FLAG_X = FLAG_C = CFLAG_SET;
- else
- FLAG_X = FLAG_C = 0;
- res = MASK_OUT_ABOVE_8(res - corf);
- FLAG_V &= ~res; /* Undefined V behavior part II */
- FLAG_N = NFLAG_8(res); /* Undefined N behavior */
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(st, 8, ., d)
- {
- DY |= 0xff;
- }
- M68KMAKE_OP(st, 8, ., .)
- {
- m68ki_write_8(M68KMAKE_GET_EA_AY_8, 0xff);
- }
- M68KMAKE_OP(sf, 8, ., d)
- {
- DY &= 0xffffff00;
- }
- M68KMAKE_OP(sf, 8, ., .)
- {
- m68ki_write_8(M68KMAKE_GET_EA_AY_8, 0);
- }
- M68KMAKE_OP(scc, 8, ., d)
- {
- if(M68KMAKE_CC)
- {
- DY |= 0xff;
- USE_CYCLES(CYC_SCC_R_TRUE);
- return;
- }
- DY &= 0xffffff00;
- }
- M68KMAKE_OP(scc, 8, ., .)
- {
- m68ki_write_8(M68KMAKE_GET_EA_AY_8, M68KMAKE_CC ? 0xff : 0);
- }
- M68KMAKE_OP(stop, 0, ., .)
- {
- if(FLAG_S)
- {
- uint new_sr = OPER_I_16();
- m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
- CPU_STOPPED |= STOP_LEVEL_STOP;
- m68ki_set_sr(new_sr);
- m68ki_remaining_cycles = 0;
- return;
- }
- m68ki_exception_privilege_violation();
- }
- M68KMAKE_OP(sub, 8, er, d)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_8(DY);
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(sub, 8, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_8;
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(sub, 16, er, d)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(DY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(sub, 16, er, a)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(AY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(sub, 16, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_16;
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(sub, 32, er, d)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(sub, 32, er, a)
- {
- uint* r_dst = &DX;
- uint src = AY;
- uint dst = *r_dst;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(sub, 32, er, .)
- {
- uint* r_dst = &DX;
- uint src = M68KMAKE_GET_OPER_AY_32;
- uint dst = *r_dst;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(sub, 8, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint src = MASK_OUT_ABOVE_8(DX);
- uint dst = m68ki_read_8(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(sub, 16, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint src = MASK_OUT_ABOVE_16(DX);
- uint dst = m68ki_read_16(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(sub, 32, re, .)
- {
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint src = DX;
- uint dst = m68ki_read_32(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(suba, 16, ., d)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - MAKE_INT_16(DY));
- }
- M68KMAKE_OP(suba, 16, ., a)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - MAKE_INT_16(AY));
- }
- M68KMAKE_OP(suba, 16, ., .)
- {
- uint* r_dst = &AX;
- uint src = MAKE_INT_16(M68KMAKE_GET_OPER_AY_16);
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - src);
- }
- M68KMAKE_OP(suba, 32, ., d)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - DY);
- }
- M68KMAKE_OP(suba, 32, ., a)
- {
- uint* r_dst = &AX;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - AY);
- }
- M68KMAKE_OP(suba, 32, ., .)
- {
- uint* r_dst = &AX;
- uint src = M68KMAKE_GET_OPER_AY_32; // notaz
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - src);
- }
- M68KMAKE_OP(subi, 8, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_8();
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(subi, 8, ., .)
- {
- uint src = OPER_I_8();
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(subi, 16, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_16();
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(subi, 16, ., .)
- {
- uint src = OPER_I_16();
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint dst = m68ki_read_16(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(subi, 32, ., d)
- {
- uint* r_dst = &DY;
- uint src = OPER_I_32();
- uint dst = *r_dst;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(subi, 32, ., .)
- {
- uint src = OPER_I_32();
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint dst = m68ki_read_32(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(subq, 8, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(subq, 8, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = MASK_OUT_ABOVE_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- m68ki_write_8(ea, FLAG_Z);
- }
- M68KMAKE_OP(subq, 16, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | FLAG_Z;
- }
- M68KMAKE_OP(subq, 16, ., a)
- {
- uint* r_dst = &AY;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - ((((REG_IR >> 9) - 1) & 7) + 1));
- }
- M68KMAKE_OP(subq, 16, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_16;
- uint dst = m68ki_read_16(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = MASK_OUT_ABOVE_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- m68ki_write_16(ea, FLAG_Z);
- }
- M68KMAKE_OP(subq, 32, ., d)
- {
- uint* r_dst = &DY;
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint dst = *r_dst;
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- *r_dst = FLAG_Z;
- }
- M68KMAKE_OP(subq, 32, ., a)
- {
- uint* r_dst = &AY;
- *r_dst = MASK_OUT_ABOVE_32(*r_dst - ((((REG_IR >> 9) - 1) & 7) + 1));
- }
- M68KMAKE_OP(subq, 32, ., .)
- {
- uint src = (((REG_IR >> 9) - 1) & 7) + 1;
- uint ea = M68KMAKE_GET_EA_AY_32;
- uint dst = m68ki_read_32(ea);
- uint res = dst - src;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = MASK_OUT_ABOVE_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- m68ki_write_32(ea, FLAG_Z);
- }
- M68KMAKE_OP(subx, 8, rr, .)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_8(DY);
- uint dst = MASK_OUT_ABOVE_8(*r_dst);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_8(*r_dst) | res;
- }
- M68KMAKE_OP(subx, 16, rr, .)
- {
- uint* r_dst = &DX;
- uint src = MASK_OUT_ABOVE_16(DY);
- uint dst = MASK_OUT_ABOVE_16(*r_dst);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | res;
- }
- M68KMAKE_OP(subx, 32, rr, .)
- {
- uint* r_dst = &DX;
- uint src = DY;
- uint dst = *r_dst;
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- *r_dst = res;
- }
- M68KMAKE_OP(subx, 8, mm, ax7)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(subx, 8, mm, ay7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(subx, 8, mm, axy7)
- {
- uint src = OPER_A7_PD_8();
- uint ea = EA_A7_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(subx, 8, mm, .)
- {
- uint src = OPER_AY_PD_8();
- uint ea = EA_AX_PD_8();
- uint dst = m68ki_read_8(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_8(res);
- FLAG_X = FLAG_C = CFLAG_8(res);
- FLAG_V = VFLAG_SUB_8(src, dst, res);
- res = MASK_OUT_ABOVE_8(res);
- FLAG_Z |= res;
- m68ki_write_8(ea, res);
- }
- M68KMAKE_OP(subx, 16, mm, .)
- {
- uint src = OPER_AY_PD_16();
- uint ea = EA_AX_PD_16();
- uint dst = m68ki_read_16(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_16(res);
- FLAG_X = FLAG_C = CFLAG_16(res);
- FLAG_V = VFLAG_SUB_16(src, dst, res);
- res = MASK_OUT_ABOVE_16(res);
- FLAG_Z |= res;
- m68ki_write_16(ea, res);
- }
- M68KMAKE_OP(subx, 32, mm, .)
- {
- uint src = OPER_AY_PD_32();
- uint ea = EA_AX_PD_32();
- uint dst = m68ki_read_32(ea);
- uint res = dst - src - XFLAG_AS_1();
- FLAG_N = NFLAG_32(res);
- FLAG_X = FLAG_C = CFLAG_SUB_32(src, dst, res);
- FLAG_V = VFLAG_SUB_32(src, dst, res);
- res = MASK_OUT_ABOVE_32(res);
- FLAG_Z |= res;
- m68ki_write_32(ea, res);
- }
- M68KMAKE_OP(swap, 32, ., .)
- {
- uint* r_dst = &DY;
- FLAG_Z = MASK_OUT_ABOVE_32(*r_dst<<16);
- *r_dst = (*r_dst>>16) | FLAG_Z;
- FLAG_Z = *r_dst;
- FLAG_N = NFLAG_32(*r_dst);
- FLAG_C = CFLAG_CLEAR;
- FLAG_V = VFLAG_CLEAR;
- }
- M68KMAKE_OP(tas, 8, ., d)
- {
- uint* r_dst = &DY;
- FLAG_Z = MASK_OUT_ABOVE_8(*r_dst);
- FLAG_N = NFLAG_8(*r_dst);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- *r_dst |= 0x80;
- }
- M68KMAKE_OP(tas, 8, ., .)
- {
- uint ea = M68KMAKE_GET_EA_AY_8;
- uint dst = m68ki_read_8(ea);
- uint allow_writeback;
- FLAG_Z = dst;
- FLAG_N = NFLAG_8(dst);
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- /* The Genesis/Megadrive games Gargoyles and Ex-Mutants need the TAS writeback
- disabled in order to function properly. Some Amiga software may also rely
- on this, but only when accessing specific addresses so additional functionality
- will be needed. */
- allow_writeback = m68ki_tas_callback();
- if (allow_writeback==1) m68ki_write_8(ea, dst | 0x80);
- }
- M68KMAKE_OP(trap, 0, ., .)
- {
- /* Trap#n stacks exception frame type 0 */
- m68ki_exception_trapN(EXCEPTION_TRAP_BASE + (REG_IR & 0xf)); /* HJB 990403 */
- }
- M68KMAKE_OP(trapt, 0, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapt, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapt, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapf, 0, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapf, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_PC += 2;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapf, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- REG_PC += 4;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapcc, 0, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if(M68KMAKE_CC)
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapcc, 16, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if(M68KMAKE_CC)
- {
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- REG_PC += 2;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapcc, 32, ., .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- if(M68KMAKE_CC)
- {
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- return;
- }
- REG_PC += 4;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(trapv, 0, ., .)
- {
- if(COND_VC())
- {
- return;
- }
- m68ki_exception_trap(EXCEPTION_TRAPV); /* HJB 990403 */
- }
- M68KMAKE_OP(tst, 8, ., d)
- {
- uint res = MASK_OUT_ABOVE_8(DY);
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 8, ., .)
- {
- uint res = M68KMAKE_GET_OPER_AY_8;
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 8, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCDI_8();
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 8, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCIX_8();
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 8, ., i)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_I_8();
- FLAG_N = NFLAG_8(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 16, ., d)
- {
- uint res = MASK_OUT_ABOVE_16(DY);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 16, ., a)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = MAKE_INT_16(AY);
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 16, ., .)
- {
- uint res = M68KMAKE_GET_OPER_AY_16;
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 16, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCDI_16();
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 16, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCIX_16();
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 16, ., i)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_I_16();
- FLAG_N = NFLAG_16(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 32, ., d)
- {
- uint res = DY;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 32, ., a)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = AY;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 32, ., .)
- {
- uint res = M68KMAKE_GET_OPER_AY_32;
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- }
- M68KMAKE_OP(tst, 32, ., pcdi)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCDI_32();
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 32, ., pcix)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_PCIX_32();
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(tst, 32, ., i)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint res = OPER_I_32();
- FLAG_N = NFLAG_32(res);
- FLAG_Z = res;
- FLAG_V = VFLAG_CLEAR;
- FLAG_C = CFLAG_CLEAR;
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(unlk, 32, ., a7)
- {
- REG_A[7] = m68ki_read_32(REG_A[7]);
- }
- M68KMAKE_OP(unlk, 32, ., .)
- {
- uint* r_dst = &AY;
- REG_A[7] = *r_dst;
- *r_dst = m68ki_pull_32();
- }
- M68KMAKE_OP(unpk, 16, rr, .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: DX and DY are reversed in Motorola's docs */
- uint src = DY;
- uint* r_dst = &DX;
- *r_dst = MASK_OUT_BELOW_16(*r_dst) | (((((src << 4) & 0x0f00) | (src & 0x000f)) + OPER_I_16()) & 0xffff);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(unpk, 16, mm, ax7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint src = OPER_AY_PD_8();
- uint ea_dst;
- src = (((src << 4) & 0x0f00) | (src & 0x000f)) + OPER_I_16();
- ea_dst = EA_A7_PD_8();
- m68ki_write_8(ea_dst, (src >> 8) & 0xff);
- ea_dst = EA_A7_PD_8();
- m68ki_write_8(ea_dst, src & 0xff);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(unpk, 16, mm, ay7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint src = OPER_A7_PD_8();
- uint ea_dst;
- src = (((src << 4) & 0x0f00) | (src & 0x000f)) + OPER_I_16();
- ea_dst = EA_AX_PD_8();
- m68ki_write_8(ea_dst, (src >> 8) & 0xff);
- ea_dst = EA_AX_PD_8();
- m68ki_write_8(ea_dst, src & 0xff);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(unpk, 16, mm, axy7)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- uint src = OPER_A7_PD_8();
- uint ea_dst;
- src = (((src << 4) & 0x0f00) | (src & 0x000f)) + OPER_I_16();
- ea_dst = EA_A7_PD_8();
- m68ki_write_8(ea_dst, (src >> 8) & 0xff);
- ea_dst = EA_A7_PD_8();
- m68ki_write_8(ea_dst, src & 0xff);
- return;
- }
- m68ki_exception_illegal();
- }
- M68KMAKE_OP(unpk, 16, mm, .)
- {
- if(CPU_TYPE_IS_EC020_PLUS(CPU_TYPE))
- {
- /* Note: AX and AY are reversed in Motorola's docs */
- uint src = OPER_AY_PD_8();
- uint ea_dst;
- src = (((src << 4) & 0x0f00) | (src & 0x000f)) + OPER_I_16();
- ea_dst = EA_AX_PD_8();
- m68ki_write_8(ea_dst, (src >> 8) & 0xff);
- ea_dst = EA_AX_PD_8();
- m68ki_write_8(ea_dst, src & 0xff);
- return;
- }
- m68ki_exception_illegal();
- }
- XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
- M68KMAKE_END
|