sek.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589
  1. /*
  2. * PicoDrive
  3. * (c) Copyright Dave, 2004
  4. * (C) notaz, 2006-2009
  5. *
  6. * This work is licensed under the terms of MAME license.
  7. * See COPYING file in the top-level directory.
  8. */
  9. #include "pico_int.h"
  10. #include "memory.h"
  11. /* context */
  12. // Cyclone 68000
  13. #ifdef EMU_C68K
  14. struct Cyclone PicoCpuCM68k;
  15. #endif
  16. // MUSASHI 68000
  17. #ifdef EMU_M68K
  18. m68ki_cpu_core PicoCpuMM68k;
  19. #endif
  20. // FAME 68000
  21. #ifdef EMU_F68K
  22. M68K_CONTEXT PicoCpuFM68k;
  23. #endif
  24. static int do_ack(int level)
  25. {
  26. struct PicoVideo *pv = &Pico.video;
  27. elprintf(EL_INTS, "%cack: @ %06x [%u], p=%02x",
  28. level == 6 ? 'v' : 'h', SekPc, SekCyclesDone(), pv->pending_ints);
  29. // the VDP doesn't look at the 68k level
  30. if (pv->pending_ints & pv->reg[1] & 0x20) {
  31. pv->pending_ints &= ~0x20;
  32. pv->status &= ~SR_F;
  33. return (pv->reg[0] & pv->pending_ints & 0x10) >> 2;
  34. }
  35. else if (pv->pending_ints & pv->reg[0] & 0x10)
  36. pv->pending_ints &= ~0x10;
  37. return 0;
  38. }
  39. /* callbacks */
  40. #ifdef EMU_C68K
  41. // interrupt acknowledgment
  42. static int SekIntAck(int level)
  43. {
  44. PicoCpuCM68k.irq = do_ack(level);
  45. return CYCLONE_INT_ACK_AUTOVECTOR;
  46. }
  47. static void SekResetAck(void)
  48. {
  49. elprintf(EL_ANOMALY, "Reset encountered @ %06x", SekPc);
  50. }
  51. static int SekUnrecognizedOpcode()
  52. {
  53. unsigned int pc;
  54. pc = SekPc;
  55. elprintf(EL_ANOMALY, "Unrecognized Opcode @ %06x", pc);
  56. // see if we are still in a mapped region
  57. pc &= 0x00ffffff;
  58. if (map_flag_set(m68k_read16_map[pc >> M68K_MEM_SHIFT])) {
  59. elprintf(EL_STATUS|EL_ANOMALY, "m68k crash @%06x", pc);
  60. PicoCpuCM68k.cycles = 0;
  61. PicoCpuCM68k.state_flags |= 1;
  62. return 1;
  63. }
  64. // happened once - may happen again
  65. SekFinishIdleDet();
  66. #ifdef EMU_M68K // debugging cyclone
  67. {
  68. extern int have_illegal;
  69. have_illegal = 1;
  70. }
  71. #endif
  72. return 0;
  73. }
  74. #endif
  75. #ifdef EMU_M68K
  76. static int SekIntAckM68K(int level)
  77. {
  78. CPU_INT_LEVEL = do_ack(level) << 8;
  79. return M68K_INT_ACK_AUTOVECTOR;
  80. }
  81. static int SekTasCallback(void)
  82. {
  83. return 0; // no writeback
  84. }
  85. #endif
  86. #ifdef EMU_F68K
  87. static void SekIntAckF68K(unsigned level)
  88. {
  89. PicoCpuFM68k.interrupts[0] = do_ack(level);
  90. }
  91. #endif
  92. PICO_INTERNAL void SekInit(void)
  93. {
  94. #ifdef EMU_C68K
  95. CycloneInit();
  96. memset(&PicoCpuCM68k,0,sizeof(PicoCpuCM68k));
  97. PicoCpuCM68k.IrqCallback=SekIntAck;
  98. PicoCpuCM68k.ResetCallback=SekResetAck;
  99. PicoCpuCM68k.UnrecognizedCallback=SekUnrecognizedOpcode;
  100. PicoCpuCM68k.flags=4; // Z set
  101. #endif
  102. #ifdef EMU_M68K
  103. {
  104. void *oldcontext = m68ki_cpu_p;
  105. m68k_set_context(&PicoCpuMM68k);
  106. m68k_set_cpu_type(M68K_CPU_TYPE_68000);
  107. m68k_init();
  108. m68k_set_int_ack_callback(SekIntAckM68K);
  109. m68k_set_tas_instr_callback(SekTasCallback);
  110. //m68k_pulse_reset();
  111. m68k_set_context(oldcontext);
  112. }
  113. #endif
  114. #ifdef EMU_F68K
  115. memset(&PicoCpuFM68k, 0, sizeof(PicoCpuFM68k));
  116. fm68k_init();
  117. PicoCpuFM68k.iack_handler = SekIntAckF68K;
  118. PicoCpuFM68k.sr = 0x2704; // Z flag
  119. #endif
  120. }
  121. // Reset the 68000:
  122. PICO_INTERNAL int SekReset(void)
  123. {
  124. if (Pico.rom==NULL) return 1;
  125. #ifdef EMU_C68K
  126. CycloneReset(&PicoCpuCM68k);
  127. #endif
  128. #ifdef EMU_M68K
  129. m68k_set_context(&PicoCpuMM68k); // if we ever reset m68k, we always need it's context to be set
  130. m68ki_cpu.sp[0]=0;
  131. m68k_set_irq(0);
  132. m68k_pulse_reset();
  133. REG_USP = 0; // ?
  134. #endif
  135. #ifdef EMU_F68K
  136. fm68k_reset(&PicoCpuFM68k);
  137. #endif
  138. return 0;
  139. }
  140. void SekStepM68k(void)
  141. {
  142. Pico.t.m68c_aim = Pico.t.m68c_cnt + 1;
  143. #if defined(EMU_CORE_DEBUG)
  144. Pico.t.m68c_cnt += CM_compareRun(1, 0);
  145. #elif defined(EMU_C68K)
  146. PicoCpuCM68k.cycles=1;
  147. CycloneRun(&PicoCpuCM68k);
  148. Pico.t.m68c_cnt += 1 - PicoCpuCM68k.cycles;
  149. #elif defined(EMU_M68K)
  150. Pico.t.m68c_cnt += m68k_execute(1);
  151. #elif defined(EMU_F68K)
  152. Pico.t.m68c_cnt += fm68k_emulate(&PicoCpuFM68k, 1, 0);
  153. #endif
  154. }
  155. PICO_INTERNAL void SekSetRealTAS(int use_real)
  156. {
  157. #ifdef EMU_C68K
  158. CycloneSetRealTAS(use_real);
  159. #endif
  160. #ifdef EMU_F68K
  161. // TODO
  162. #endif
  163. }
  164. // Pack the cpu into a common format:
  165. // XXX: rename
  166. PICO_INTERNAL void SekPackCpu(unsigned char *cpu, int is_sub)
  167. {
  168. unsigned int pc=0;
  169. #if defined(EMU_C68K)
  170. struct Cyclone *context = is_sub ? &PicoCpuCS68k : &PicoCpuCM68k;
  171. memcpy(cpu,context->d,0x40);
  172. pc=context->pc-context->membase;
  173. *(unsigned int *)(cpu+0x44)=CycloneGetSr(context);
  174. *(unsigned int *)(cpu+0x48)=context->osp;
  175. cpu[0x4c] = context->irq;
  176. cpu[0x4d] = context->state_flags & 1;
  177. #elif defined(EMU_M68K)
  178. void *oldcontext = m68ki_cpu_p;
  179. m68k_set_context(is_sub ? &PicoCpuMS68k : &PicoCpuMM68k);
  180. memcpy(cpu,m68ki_cpu_p->dar,0x40);
  181. pc=m68ki_cpu_p->pc;
  182. *(unsigned int *)(cpu+0x44)=m68k_get_reg(NULL, M68K_REG_SR);
  183. *(unsigned int *)(cpu+0x48)=m68ki_cpu_p->sp[m68ki_cpu_p->s_flag^SFLAG_SET];
  184. cpu[0x4c] = CPU_INT_LEVEL>>8;
  185. cpu[0x4d] = CPU_STOPPED;
  186. m68k_set_context(oldcontext);
  187. #elif defined(EMU_F68K)
  188. M68K_CONTEXT *context = is_sub ? &PicoCpuFS68k : &PicoCpuFM68k;
  189. memcpy(cpu,context->dreg,0x40);
  190. pc=context->pc;
  191. *(unsigned int *)(cpu+0x44)=context->sr;
  192. *(unsigned int *)(cpu+0x48)=context->asp;
  193. cpu[0x4c] = context->interrupts[0];
  194. cpu[0x4d] = (context->execinfo & FM68K_HALTED) ? 1 : 0;
  195. #endif
  196. *(unsigned int *)(cpu+0x40) = pc;
  197. *(unsigned int *)(cpu+0x50) =
  198. is_sub ? SekCycleCntS68k : Pico.t.m68c_cnt;
  199. }
  200. PICO_INTERNAL void SekUnpackCpu(const unsigned char *cpu, int is_sub)
  201. {
  202. #if defined(EMU_C68K)
  203. struct Cyclone *context = is_sub ? &PicoCpuCS68k : &PicoCpuCM68k;
  204. CycloneSetSr(context, *(unsigned int *)(cpu+0x44));
  205. context->osp=*(unsigned int *)(cpu+0x48);
  206. memcpy(context->d,cpu,0x40);
  207. context->membase = 0;
  208. context->pc = *(unsigned int *)(cpu+0x40);
  209. CycloneUnpack(context, NULL); // rebase PC
  210. context->irq = cpu[0x4c];
  211. context->state_flags = 0;
  212. if (cpu[0x4d])
  213. context->state_flags |= 1;
  214. #elif defined(EMU_M68K)
  215. void *oldcontext = m68ki_cpu_p;
  216. m68k_set_context(is_sub ? &PicoCpuMS68k : &PicoCpuMM68k);
  217. m68k_set_reg(M68K_REG_SR, *(unsigned int *)(cpu+0x44));
  218. memcpy(m68ki_cpu_p->dar,cpu,0x40);
  219. m68ki_cpu_p->pc=*(unsigned int *)(cpu+0x40);
  220. m68ki_cpu_p->sp[m68ki_cpu_p->s_flag^SFLAG_SET]=*(unsigned int *)(cpu+0x48);
  221. CPU_INT_LEVEL = cpu[0x4c] << 8;
  222. CPU_STOPPED = cpu[0x4d];
  223. m68k_set_context(oldcontext);
  224. #elif defined(EMU_F68K)
  225. M68K_CONTEXT *context = is_sub ? &PicoCpuFS68k : &PicoCpuFM68k;
  226. memcpy(context->dreg,cpu,0x40);
  227. context->pc =*(unsigned int *)(cpu+0x40);
  228. context->sr =*(unsigned int *)(cpu+0x44);
  229. context->asp=*(unsigned int *)(cpu+0x48);
  230. context->interrupts[0] = cpu[0x4c];
  231. context->execinfo &= ~FM68K_HALTED;
  232. if (cpu[0x4d]&1) context->execinfo |= FM68K_HALTED;
  233. #endif
  234. if (is_sub)
  235. SekCycleCntS68k = *(unsigned int *)(cpu+0x50);
  236. else
  237. Pico.t.m68c_cnt = *(unsigned int *)(cpu+0x50);
  238. }
  239. /* idle loop detection, not to be used in CD mode */
  240. #ifdef EMU_C68K
  241. #include "cpu/cyclone/tools/idle.h"
  242. #endif
  243. static unsigned short **idledet_ptrs = NULL;
  244. static int idledet_count = 0, idledet_bads = 0;
  245. static int idledet_start_frame = 0;
  246. #if 0
  247. #define IDLE_STATS 1
  248. unsigned int idlehit_addrs[128], idlehit_counts[128];
  249. void SekRegisterIdleHit(unsigned int pc)
  250. {
  251. int i;
  252. for (i = 0; i < 127 && idlehit_addrs[i]; i++) {
  253. if (idlehit_addrs[i] == pc) {
  254. idlehit_counts[i]++;
  255. return;
  256. }
  257. }
  258. idlehit_addrs[i] = pc;
  259. idlehit_counts[i] = 1;
  260. idlehit_addrs[i+1] = 0;
  261. }
  262. #endif
  263. void SekInitIdleDet(void)
  264. {
  265. unsigned short **tmp;
  266. tmp = realloc(idledet_ptrs, 0x200 * sizeof(tmp[0]));
  267. if (tmp == NULL) {
  268. free(idledet_ptrs);
  269. idledet_ptrs = NULL;
  270. }
  271. else
  272. idledet_ptrs = tmp;
  273. idledet_count = idledet_bads = 0;
  274. idledet_start_frame = Pico.m.frame_count + 360;
  275. #ifdef IDLE_STATS
  276. idlehit_addrs[0] = 0;
  277. #endif
  278. #ifdef EMU_C68K
  279. CycloneInitIdle();
  280. #endif
  281. #ifdef EMU_F68K
  282. fm68k_idle_install();
  283. #endif
  284. }
  285. int SekIsIdleReady(void)
  286. {
  287. return (Pico.m.frame_count >= idledet_start_frame);
  288. }
  289. int SekIsIdleCode(unsigned short *dst, int bytes)
  290. {
  291. // printf("SekIsIdleCode %04x %i\n", *dst, bytes);
  292. switch (bytes)
  293. {
  294. case 2:
  295. if ((*dst & 0xf000) != 0x6000) // not another branch
  296. return 1;
  297. break;
  298. case 4:
  299. if ( (*dst & 0xff3f) == 0x4a38 || // tst.x ($xxxx.w); tas ($xxxx.w)
  300. (*dst & 0xc1ff) == 0x0038 || // move.x ($xxxx.w), dX
  301. (*dst & 0xf13f) == 0xb038) // cmp.x ($xxxx.w), dX
  302. return 1;
  303. if (PicoIn.AHW & (PAHW_MCD|PAHW_32X))
  304. break;
  305. // with no addons, there should be no need to wait
  306. // for byte change anywhere
  307. if ( (*dst & 0xfff8) == 0x4a10 || // tst.b ($aX)
  308. (*dst & 0xfff8) == 0x4a28) // tst.b ($xxxx,a0)
  309. return 1;
  310. break;
  311. case 6:
  312. if ( ((dst[1] & 0xe0) == 0xe0 && ( // RAM and
  313. *dst == 0x4a39 || // tst.b ($xxxxxxxx)
  314. *dst == 0x4a79 || // tst.w ($xxxxxxxx)
  315. *dst == 0x4ab9 || // tst.l ($xxxxxxxx)
  316. (*dst & 0xc1ff) == 0x0039 || // move.x ($xxxxxxxx), dX
  317. (*dst & 0xf13f) == 0xb039))||// cmp.x ($xxxxxxxx), dX
  318. *dst == 0x0838 || // btst $X, ($xxxx.w) [6 byte op]
  319. (*dst & 0xffbf) == 0x0c38) // cmpi.{b,w} $X, ($xxxx.w)
  320. return 1;
  321. break;
  322. case 8:
  323. if ( ((dst[2] & 0xe0) == 0xe0 && ( // RAM and
  324. *dst == 0x0839 || // btst $X, ($xxxxxxxx.w) [8 byte op]
  325. (*dst & 0xffbf) == 0x0c39))||// cmpi.{b,w} $X, ($xxxxxxxx)
  326. *dst == 0x0cb8) // cmpi.l $X, ($xxxx.w)
  327. return 1;
  328. break;
  329. case 12:
  330. if (PicoIn.AHW & (PAHW_MCD|PAHW_32X))
  331. break;
  332. if ( (*dst & 0xf1f8) == 0x3010 && // move.w (aX), dX
  333. (dst[1]&0xf100) == 0x0000 && // arithmetic
  334. (dst[3]&0xf100) == 0x0000) // arithmetic
  335. return 1;
  336. break;
  337. }
  338. return 0;
  339. }
  340. int SekRegisterIdlePatch(unsigned int pc, int oldop, int newop, void *ctx)
  341. {
  342. int is_main68k = 1;
  343. u16 *target;
  344. uptr v;
  345. #if defined(EMU_C68K)
  346. struct Cyclone *cyc = ctx;
  347. is_main68k = cyc == &PicoCpuCM68k;
  348. pc -= cyc->membase;
  349. #elif defined(EMU_F68K)
  350. is_main68k = ctx == &PicoCpuFM68k;
  351. #endif
  352. pc &= ~0xff000000;
  353. if (!(newop&0x200))
  354. elprintf(EL_IDLE, "idle: patch %06x %04x %04x %c %c #%i", pc, oldop, newop,
  355. (newop&0x200)?'n':'y', is_main68k?'m':'s', idledet_count);
  356. // XXX: probably shouldn't patch RAM too
  357. v = m68k_read16_map[pc >> M68K_MEM_SHIFT];
  358. if (!(v & 0x80000000))
  359. target = (u16 *)((v << 1) + pc);
  360. else {
  361. if (++idledet_bads > 128)
  362. return 2; // remove detector
  363. return 1; // don't patch
  364. }
  365. if (idledet_count >= 0x200 && (idledet_count & 0x1ff) == 0) {
  366. unsigned short **tmp;
  367. tmp = realloc(idledet_ptrs, (idledet_count+0x200) * sizeof(tmp[0]));
  368. if (tmp == NULL)
  369. return 1;
  370. idledet_ptrs = tmp;
  371. }
  372. idledet_ptrs[idledet_count++] = target;
  373. return 0;
  374. }
  375. void SekFinishIdleDet(void)
  376. {
  377. if (idledet_count < 0)
  378. return;
  379. #ifdef EMU_C68K
  380. CycloneFinishIdle();
  381. #endif
  382. #ifdef EMU_F68K
  383. fm68k_idle_remove();
  384. #endif
  385. while (idledet_count > 0)
  386. {
  387. unsigned short *op = idledet_ptrs[--idledet_count];
  388. if ((*op & 0xfd00) == 0x7100)
  389. *op &= 0xff, *op |= 0x6600;
  390. else if ((*op & 0xfd00) == 0x7500)
  391. *op &= 0xff, *op |= 0x6700;
  392. else if ((*op & 0xfd00) == 0x7d00)
  393. *op &= 0xff, *op |= 0x6000;
  394. else
  395. elprintf(EL_STATUS|EL_IDLE, "idle: don't know how to restore %04x", *op);
  396. }
  397. idledet_count = -1;
  398. }
  399. #if defined(CPU_CMP_R) || defined(CPU_CMP_W)
  400. #include "debug.h"
  401. struct ref_68k {
  402. u32 dar[16];
  403. u32 pc;
  404. u32 sr;
  405. u32 cycles;
  406. u32 pc_prev;
  407. };
  408. struct ref_68k ref_68ks[2];
  409. static int current_68k;
  410. void SekTrace(int is_s68k)
  411. {
  412. struct ref_68k *x68k = &ref_68ks[is_s68k];
  413. u32 pc = is_s68k ? SekPcS68k : SekPc;
  414. u32 sr = is_s68k ? SekSrS68k : SekSr;
  415. u32 cycles = is_s68k ? SekCycleCntS68k : Pico.t.m68c_cnt;
  416. u32 r;
  417. u8 cmd;
  418. #ifdef CPU_CMP_W
  419. int i;
  420. if (is_s68k != current_68k) {
  421. current_68k = is_s68k;
  422. cmd = CTL_68K_SLAVE | current_68k;
  423. tl_write(&cmd, sizeof(cmd));
  424. }
  425. if (pc != x68k->pc) {
  426. x68k->pc = pc;
  427. tl_write_uint(CTL_68K_PC, x68k->pc);
  428. }
  429. if (sr != x68k->sr) {
  430. x68k->sr = sr;
  431. tl_write_uint(CTL_68K_SR, x68k->sr);
  432. }
  433. for (i = 0; i < 16; i++) {
  434. r = is_s68k ? SekDarS68k(i) : SekDar(i);
  435. if (r != x68k->dar[i]) {
  436. x68k->dar[i] = r;
  437. tl_write_uint(CTL_68K_R + i, r);
  438. }
  439. }
  440. tl_write_uint(CTL_68K_CYCLES, cycles);
  441. #else
  442. int i, bad = 0;
  443. while (1)
  444. {
  445. int ret = tl_read(&cmd, sizeof(cmd));
  446. if (ret == 0) {
  447. elprintf(EL_STATUS, "EOF");
  448. exit(1);
  449. }
  450. switch (cmd) {
  451. case CTL_68K_SLAVE:
  452. case CTL_68K_SLAVE + 1:
  453. current_68k = cmd & 1;
  454. break;
  455. case CTL_68K_PC:
  456. tl_read_uint(&x68k->pc);
  457. break;
  458. case CTL_68K_SR:
  459. tl_read_uint(&x68k->sr);
  460. break;
  461. case CTL_68K_CYCLES:
  462. tl_read_uint(&x68k->cycles);
  463. goto breakloop;
  464. default:
  465. if (CTL_68K_R <= cmd && cmd < CTL_68K_R + 0x10)
  466. tl_read_uint(&x68k->dar[cmd - CTL_68K_R]);
  467. else
  468. elprintf(EL_STATUS, "invalid cmd: %02x", cmd);
  469. }
  470. }
  471. breakloop:
  472. if (is_s68k != current_68k) {
  473. printf("bad 68k: %d %d\n", is_s68k, current_68k);
  474. bad = 1;
  475. }
  476. if (cycles != x68k->cycles) {
  477. printf("bad cycles: %u %u\n", cycles, x68k->cycles);
  478. bad = 1;
  479. }
  480. if ((pc ^ x68k->pc) & 0xffffff) {
  481. printf("bad PC: %08x %08x\n", pc, x68k->pc);
  482. bad = 1;
  483. }
  484. if (sr != x68k->sr) {
  485. printf("bad SR: %03x %03x\n", sr, x68k->sr);
  486. bad = 1;
  487. }
  488. for (i = 0; i < 16; i++) {
  489. r = is_s68k ? SekDarS68k(i) : SekDar(i);
  490. if (r != x68k->dar[i]) {
  491. printf("bad %c%d: %08x %08x\n", i < 8 ? 'D' : 'A', i & 7,
  492. r, x68k->dar[i]);
  493. bad = 1;
  494. }
  495. }
  496. if (bad) {
  497. for (i = 0; i < 8; i++)
  498. printf("D%d: %08x A%d: %08x\n", i, x68k->dar[i],
  499. i, x68k->dar[i + 8]);
  500. printf("PC: %08x, %08x\n", x68k->pc, x68k->pc_prev);
  501. printf("SR: %04x\n", x68k->sr);
  502. PDebugDumpMem();
  503. exit(1);
  504. }
  505. x68k->pc_prev = x68k->pc;
  506. #endif
  507. }
  508. #endif // CPU_CMP_*
  509. #if defined(EMU_M68K) && M68K_INSTRUCTION_HOOK == OPT_SPECIFY_HANDLER
  510. static unsigned char op_flags[0x400000/2] = { 0, };
  511. static int atexit_set = 0;
  512. static void make_idc(void)
  513. {
  514. FILE *f = fopen("idc.idc", "w");
  515. int i;
  516. if (!f) return;
  517. fprintf(f, "#include <idc.idc>\nstatic main() {\n");
  518. for (i = 0; i < 0x400000/2; i++)
  519. if (op_flags[i] != 0)
  520. fprintf(f, " MakeCode(0x%06x);\n", i*2);
  521. fprintf(f, "}\n");
  522. fclose(f);
  523. }
  524. void instruction_hook(void)
  525. {
  526. if (!atexit_set) {
  527. atexit(make_idc);
  528. atexit_set = 1;
  529. }
  530. if (REG_PC < 0x400000)
  531. op_flags[REG_PC/2] = 1;
  532. }
  533. #endif
  534. // vim:shiftwidth=2:ts=2:expandtab