sh2pico.c 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326
  1. #include "../sh2.h"
  2. #ifdef DRC_CMP
  3. #include "../compiler.c"
  4. #define BUSY_LOOP_HACKS 0
  5. #else
  6. #define BUSY_LOOP_HACKS 1
  7. #endif
  8. // MAME types
  9. #ifndef INT8
  10. typedef signed char INT8;
  11. typedef signed short INT16;
  12. typedef signed int INT32;
  13. typedef unsigned int UINT32;
  14. typedef unsigned short UINT16;
  15. typedef unsigned char UINT8;
  16. #endif
  17. #ifdef DRC_SH2
  18. // this nasty conversion is needed for drc-expecting memhandlers
  19. #define MAKE_READFUNC(name, cname) \
  20. static inline unsigned int name(SH2 *sh2, unsigned int a) \
  21. { \
  22. unsigned int ret; \
  23. sh2->sr |= sh2->icount << 12; \
  24. ret = cname(a, sh2); \
  25. sh2->icount = (signed int)sh2->sr >> 12; \
  26. sh2->sr &= 0x3f3; \
  27. return ret; \
  28. }
  29. #define MAKE_WRITEFUNC(name, cname) \
  30. static inline void name(SH2 *sh2, unsigned int a, unsigned int d) \
  31. { \
  32. sh2->sr |= sh2->icount << 12; \
  33. cname(a, d, sh2); \
  34. sh2->icount = (signed int)sh2->sr >> 12; \
  35. sh2->sr &= 0x3f3; \
  36. }
  37. MAKE_READFUNC(RB, p32x_sh2_read8)
  38. MAKE_READFUNC(RW, p32x_sh2_read16)
  39. MAKE_READFUNC(RL, p32x_sh2_read32)
  40. MAKE_WRITEFUNC(WB, p32x_sh2_write8)
  41. MAKE_WRITEFUNC(WW, p32x_sh2_write16)
  42. MAKE_WRITEFUNC(WL, p32x_sh2_write32)
  43. #else
  44. #define RB(sh2, a) p32x_sh2_read8(a, sh2)
  45. #define RW(sh2, a) p32x_sh2_read16(a, sh2)
  46. #define RL(sh2, a) p32x_sh2_read32(a, sh2)
  47. #define WB(sh2, a, d) p32x_sh2_write8(a, d, sh2)
  48. #define WW(sh2, a, d) p32x_sh2_write16(a, d, sh2)
  49. #define WL(sh2, a, d) p32x_sh2_write32(a, d, sh2)
  50. #endif
  51. // some stuff from sh2comn.h
  52. #define T 0x00000001
  53. #define S 0x00000002
  54. #define I 0x000000f0
  55. #define Q 0x00000100
  56. #define M 0x00000200
  57. #define AM 0xc7ffffff
  58. #define FLAGS (M|Q|I|S|T)
  59. #define Rn ((opcode>>8)&15)
  60. #define Rm ((opcode>>4)&15)
  61. #define sh2_state SH2
  62. extern void lprintf(const char *fmt, ...);
  63. #define logerror lprintf
  64. #ifdef SH2_STATS
  65. static SH2 sh2_stats;
  66. static unsigned int op_refs[0x10000];
  67. # define LRN 1
  68. # define LRM 2
  69. # define LRNM (LRN|LRM)
  70. # define rlog(rnm) { \
  71. int op = opcode; \
  72. if ((rnm) & LRN) { \
  73. op &= ~0x0f00; \
  74. sh2_stats.r[Rn]++; \
  75. } \
  76. if ((rnm) & LRM) { \
  77. op &= ~0x00f0; \
  78. sh2_stats.r[Rm]++; \
  79. } \
  80. op_refs[op]++; \
  81. }
  82. # define rlog1(x) sh2_stats.r[x]++
  83. # define rlog2(x1,x2) sh2_stats.r[x1]++; sh2_stats.r[x2]++
  84. #else
  85. # define rlog(x)
  86. # define rlog1(...)
  87. # define rlog2(...)
  88. #endif
  89. #include "sh2.c"
  90. #ifndef DRC_CMP
  91. int sh2_execute_interpreter(SH2 *sh2, int cycles)
  92. {
  93. UINT32 opcode;
  94. sh2->icount = cycles;
  95. if (sh2->icount <= 0)
  96. goto out;
  97. do
  98. {
  99. if (sh2->delay)
  100. {
  101. sh2->ppc = sh2->delay;
  102. opcode = RW(sh2, sh2->delay);
  103. sh2->pc -= 2;
  104. }
  105. else
  106. {
  107. sh2->ppc = sh2->pc;
  108. opcode = RW(sh2, sh2->pc);
  109. }
  110. sh2->delay = 0;
  111. sh2->pc += 2;
  112. switch (opcode & ( 15 << 12))
  113. {
  114. case 0<<12: op0000(sh2, opcode); break;
  115. case 1<<12: op0001(sh2, opcode); break;
  116. case 2<<12: op0010(sh2, opcode); break;
  117. case 3<<12: op0011(sh2, opcode); break;
  118. case 4<<12: op0100(sh2, opcode); break;
  119. case 5<<12: op0101(sh2, opcode); break;
  120. case 6<<12: op0110(sh2, opcode); break;
  121. case 7<<12: op0111(sh2, opcode); break;
  122. case 8<<12: op1000(sh2, opcode); break;
  123. case 9<<12: op1001(sh2, opcode); break;
  124. case 10<<12: op1010(sh2, opcode); break;
  125. case 11<<12: op1011(sh2, opcode); break;
  126. case 12<<12: op1100(sh2, opcode); break;
  127. case 13<<12: op1101(sh2, opcode); break;
  128. case 14<<12: op1110(sh2, opcode); break;
  129. default: op1111(sh2, opcode); break;
  130. }
  131. sh2->icount--;
  132. if (sh2->test_irq && !sh2->delay && sh2->pending_level > ((sh2->sr >> 4) & 0x0f))
  133. {
  134. int level = sh2->pending_level;
  135. int vector = sh2->irq_callback(sh2, level);
  136. sh2_do_irq(sh2, level, vector);
  137. sh2->test_irq = 0;
  138. }
  139. }
  140. while (sh2->icount > 0 || sh2->delay); /* can't interrupt before delay */
  141. out:
  142. return sh2->icount;
  143. }
  144. #else // if DRC_CMP
  145. int sh2_execute_interpreter(SH2 *sh2, int cycles)
  146. {
  147. static unsigned int base_pc_[2] = { 0, 0 };
  148. static unsigned int end_pc_[2] = { 0, 0 };
  149. static unsigned char op_flags_[2][BLOCK_INSN_LIMIT];
  150. unsigned int *base_pc = &base_pc_[sh2->is_slave];
  151. unsigned int *end_pc = &end_pc_[sh2->is_slave];
  152. unsigned char *op_flags = op_flags_[sh2->is_slave];
  153. unsigned int pc_expect;
  154. UINT32 opcode;
  155. sh2->icount = sh2->cycles_timeslice = cycles;
  156. if (sh2->pending_level > ((sh2->sr >> 4) & 0x0f))
  157. {
  158. int level = sh2->pending_level;
  159. int vector = sh2->irq_callback(sh2, level);
  160. sh2_do_irq(sh2, level, vector);
  161. }
  162. pc_expect = sh2->pc;
  163. if (sh2->icount <= 0)
  164. goto out;
  165. do
  166. {
  167. if (!sh2->delay) {
  168. if (sh2->pc < *base_pc || sh2->pc >= *end_pc) {
  169. *base_pc = sh2->pc;
  170. scan_block(*base_pc, sh2->is_slave,
  171. op_flags, end_pc, NULL);
  172. }
  173. if ((op_flags[(sh2->pc - *base_pc) / 2]
  174. & OF_BTARGET) || sh2->pc == *base_pc
  175. || pc_expect != sh2->pc) // branched
  176. {
  177. pc_expect = sh2->pc;
  178. if (sh2->icount < 0)
  179. break;
  180. }
  181. do_sh2_trace(sh2, sh2->icount);
  182. }
  183. pc_expect += 2;
  184. if (sh2->delay)
  185. {
  186. sh2->ppc = sh2->delay;
  187. opcode = RW(sh2, sh2->delay);
  188. sh2->pc -= 2;
  189. }
  190. else
  191. {
  192. sh2->ppc = sh2->pc;
  193. opcode = RW(sh2, sh2->pc);
  194. }
  195. sh2->delay = 0;
  196. sh2->pc += 2;
  197. switch (opcode & ( 15 << 12))
  198. {
  199. case 0<<12: op0000(sh2, opcode); break;
  200. case 1<<12: op0001(sh2, opcode); break;
  201. case 2<<12: op0010(sh2, opcode); break;
  202. case 3<<12: op0011(sh2, opcode); break;
  203. case 4<<12: op0100(sh2, opcode); break;
  204. case 5<<12: op0101(sh2, opcode); break;
  205. case 6<<12: op0110(sh2, opcode); break;
  206. case 7<<12: op0111(sh2, opcode); break;
  207. case 8<<12: op1000(sh2, opcode); break;
  208. case 9<<12: op1001(sh2, opcode); break;
  209. case 10<<12: op1010(sh2, opcode); break;
  210. case 11<<12: op1011(sh2, opcode); break;
  211. case 12<<12: op1100(sh2, opcode); break;
  212. case 13<<12: op1101(sh2, opcode); break;
  213. case 14<<12: op1110(sh2, opcode); break;
  214. default: op1111(sh2, opcode); break;
  215. }
  216. sh2->icount--;
  217. if (sh2->test_irq && !sh2->delay && sh2->pending_level > ((sh2->sr >> 4) & 0x0f))
  218. {
  219. int level = sh2->pending_level;
  220. int vector = sh2->irq_callback(sh2, level);
  221. sh2_do_irq(sh2, level, vector);
  222. sh2->test_irq = 0;
  223. }
  224. }
  225. while (1);
  226. out:
  227. return sh2->icount;
  228. }
  229. #endif // DRC_CMP
  230. #ifdef SH2_STATS
  231. #include <stdio.h>
  232. #include <string.h>
  233. #include "sh2dasm.h"
  234. void sh2_dump_stats(void)
  235. {
  236. static const char *rnames[] = {
  237. "R0", "R1", "R2", "R3", "R4", "R5", "R6", "R7",
  238. "R8", "R9", "R10", "R11", "R12", "R13", "R14", "SP",
  239. "PC", "", "PR", "SR", "GBR", "VBR", "MACH", "MACL"
  240. };
  241. long long total;
  242. char buff[64];
  243. int u, i;
  244. // dump reg usage
  245. total = 0;
  246. for (i = 0; i < 24; i++)
  247. total += sh2_stats.r[i];
  248. for (i = 0; i < 24; i++) {
  249. if (i == 16 || i == 17 || i == 19)
  250. continue;
  251. printf("r %6.3f%% %-4s %9d\n", (double)sh2_stats.r[i] * 100.0 / total,
  252. rnames[i], sh2_stats.r[i]);
  253. }
  254. memset(&sh2_stats, 0, sizeof(sh2_stats));
  255. // dump ops
  256. printf("\n");
  257. total = 0;
  258. for (i = 0; i < 0x10000; i++)
  259. total += op_refs[i];
  260. for (u = 0; u < 16; u++) {
  261. int max = 0, op = 0;
  262. for (i = 0; i < 0x10000; i++) {
  263. if (op_refs[i] > max) {
  264. max = op_refs[i];
  265. op = i;
  266. }
  267. }
  268. DasmSH2(buff, 0, op);
  269. printf("i %6.3f%% %9d %s\n", (double)op_refs[op] * 100.0 / total,
  270. op_refs[op], buff);
  271. op_refs[op] = 0;
  272. }
  273. memset(op_refs, 0, sizeof(op_refs));
  274. }
  275. #endif