



**JADARD**

# **JD9365DA-H3**

User Guide

Preliminary Version 0.00  
2020/8/27



INDEX LIST:

JD9365DA-H3 ..... 1

USER GUIDE ..... 1

TABLE LIST: ..... 5

1. REVISION HISTORY ..... 6

2. JADARD COMMAND LIST ..... 7

2.1. ALL PAGE ..... 7

2.2. JADARD PAGE 0 COMMAND ..... 8

2.3. JADARD PAGE 1 COMMAND ..... 10

2.4. JADARD PAGE 2 COMMAND ..... 16

2.5. JADARD PAGE 3 COMMAND ..... 21

2.6. JADARD PAGE 4 COMMAND ..... 25

2.7. ALL PAGE COMMAND DESCRIPTION ..... 27

2.7.1. SET\_PAGE(ALL Page-RE0h) ..... 27

2.7.2. SET\_PASSWORD(ALL Page-RE1h~RE3h) ..... 28

2.7.3. AUTO\_DISP\_SETTING(ALL Page -RE4h~RE5h) ..... 29

2.7.4. SET\_WD: Setup watch dog (ALL Page -RE6h~RE8h) ..... 30

2.7.5. OTP PROG: OTP Program (ALL Page -RE9h~REFh) ..... 31

2.7.6. SELF\_DIAG(ALL Page -RF0h) ..... 33

2.7.7. SPI\_CMD: Set SPI command index (ALL Page -RF1h) ..... 33

2.7.8. SPI\_READ(ALL Page -RF2h) ..... 33

2.7.9. DSI\_RESERVED:DSI Reserved (ALL Page -RF7h~RF9h) ..... 34

2.8. JADARD PAGE 0 COMMAND DESCRIPTION ..... 35

2.8.1. RDCUSTMID: Read Customer ID (Page0-R1Bh) ..... 35

2.8.2. SEQUENCE CTRL: Power on sequence control (Page0-R70h~R76h) ..... 36

2.8.3. SET ID: SETID(OTP\*5) (Page0-R77h~R7Ch) ..... 39

2.8.4. SETDSISETUP: Set DSI Setup (Page0-R80h~R82h) ..... 40

2.8.5. SETDSISETUP: Set DSI Setup2 (Page0-R83h) ..... 42

2.8.6. UP\_START\_CTRL (Page0-R84h~R87h) ..... 43

2.8.7. ALS: SET\_ALS (Page0-R88h~R8Bh) ..... 44

2.8.8. RDCTMOTP: Read customer OTP value (Page0-RB1h) ..... 45

2.9. JADARD PAGE 1 COMMAND DESCRIPTION ..... 46

2.9.1. VCOM\_SET: Set VCOM Voltage (Page1-R00h~R02h) ..... 46

2.9.2. VCOM\_R\_SET: Set VCOM Voltage when reverse scan (Page1-R03h~R05h) ..... 48



2.9.3. PWRIC SET: External Power IC timing setting (Page1-ROAh~ROEh)..... 50

2.9.4. GAMMA\_SET: Set Gama Reference Voltage(Page1-R17h~R1Ch) ..... 52

2.9.5. OTP\_SET(Page1-R1Dh~R1Eh)..... 54

2.9.6. GATE\_POWER\_SET: Set GIP Output High Level (Page1-R1Fh~R22h)..... 55

2.9.7. DCDC\_CTRL(Page1-R23h~R24h) ..... 57

2.9.8. POWAMP\_CTRL: Set Power Function Related Setting (Page1-R25h~R27h) ..... 59

2.9.9. DCDC\_CTRL2: Set DCDC control function2 (Page1- R28h~R2Ah) ..... 61

2.9.10. SETSTBA: Set Source Option (Page1- R35h~R36h)..... 63

2.9.11. SETPANEL: Set Panel Related (Page1-R37h) ..... 64

2.9.12. SETRGBCYC: Set Display Waveform Cycles of RGB Mode (Page1- R38h~R3Fh)..... 65

2.9.13. SET TCON: Timing control setting (Page1-R40h~R4Ch) ..... 67

2.9.14. SET TE PAD: TE pad function setting (Page1-R4Dh~R53h) ..... 71

2.9.15. POWER\_STATE: Power status setting (Page1-R54h)..... 73

2.9.16. DCDC\_SEL: Power Mode and Charge Pump Setting (Page1-R55h~ R5Ch) ..... 74

2.9.17. SET\_GAMMA: Set Gamma output voltage (Page1-R5Dh~ R82h)..... 77

2.9.18. SET DDB: Set Device Descriptor Block (Page1-R83h~R87h)..... 79

2.9.19. SETECO(Page1-R88h~ R8Ch) ..... 80

2.9.20. GET\_ID\_VERSION(Page1-R8Dh~ R92h) ..... 81

2.9.21. DCS\_CMD\_OPT (Page1-R93h~ R94h)..... 82

2.9.22. CTM\_OTP (Page1-R95h~ RA5h)..... 83

2.9.23. SETCUSTM\_ID (Page1-RA6h~ RAEh)..... 84

2.9.24. SET\_TE\_PAD2(Page1-RAFh~ RB1h) ..... 85

2.9.25. OTP\_REPAIR(Page1-RB2h~ RB5h)..... 86

2.9.26. SETRGBCYC3(Page1-RB6h~ RBBh)..... 87

2.10. JADARD PAGE 2 COMMAND DESCRIPTION ..... 88

2.10.1. SET\_GIP\_L: SET CGOUTx\_L Signal Mapping, GS\_Panel=0 (Page2-R00~15h)..... 88

2.10.2. SET\_GIP\_R: SET CGOUTx\_R Signal Mapping, GS\_Panel=0 (Page2-R16~2Bh)..... 89

2.10.3. SET\_GIP\_R\_GS: SET CGOUTx\_R Mapping, GS\_Panel=1 (Page2-R42~57h) ..... 91

2.10.4. SETGIP1: Set GIP Signal Timing\_1 (Page2-R58~6Bh)..... 92

**SETGIP2: SET GIP SIGNAL TIMING\_2 (PAGE2-R6C~7EH).....93**

2.10.5. SET\_GIP\_OPT: Set GIP Option (Page2-R7F~80h) ..... 110

2.10.6. SETGIP5: SET GIP Signal Timing\_5(Page2-R81~89h) ..... 111

2.10.7. SET\_GIP\_BIF: SET GIP Blanking In Frame (Page2-R8B~8Dh) ..... 113

2.10.8. SETGIP3: SET GIP Signal Timing\_3(Page2-R8E~92h) ..... 114

2.11. JADARD PAGE 3 COMMAND DESCRIPTION ..... 116

2.11.1. CE CTRL0: Color Enhancement Control 0 (Page3-R 00h) ..... 116

2.11.2. CE CTRL1 : Color Enhancement Control 1 (Page3-R01h) ..... 117



2.11.3.	CE PRM: CE Related Parameter Setting (Page3-R02h~R2Ah).....	118
2.11.4.	DGC_CTRL: DGC Control Register (Page3- R2Bh~ R2Fh).....	127
2.11.5.	SET_DIGITAL_GAMMA1: Set Gamma Curve 1 (Page3-R30h~ R53h).....	128
2.11.6.	SET_DIGITAL_GAMMA2: Set Gamma Curve 2 (Page3-R54h~ R77h).....	130
2.11.7.	PWM_CTRL: PWM Control (Page3-R98h~R9Ch).....	132
2.11.8.	BC_DIM_FT_CTRL: Backlight Dimming Fixed Time Control(Page3-RA0h~RA1h).....	134
2.12.	JADARD PAGE 4 COMMAND DESCRIPTION.....	135
2.12.1.	POWER_OPT: Power option (Page4-R00h~ R03h).....	135
2.12.2.	TEMP_TEST: Testing for Temperature Sensor (Page4-R06h~ R08h).....	136
2.12.3.	SETRGBCYC2: Set RGB IF Source Switch Control Timing (Page4-R09h~ R0Bh).....	139
2.12.4.	SETSTBA2: Set RGB IF Source Switch Control Timing (Page4-R0Ch~ R0Fh).....	140
2.12.5.	SET_OSCD: Set OSCD Relative Register (Page4-R1Eh~ R1Fh).....	143
2.12.6.	SETMIPI1: Set MIPI Setup1 (Page4-R29h).....	145
2.12.7.	SETMIPI4: Set MIPI Setup4 (Page4-R35h).....	146
2.12.8.	SETMIPI5: Set MIPI Setup5 (Page4-R36h~R37h).....	147
2.12.9.	REG_CHKSUM: Standard Register Checksum (Page4-R97h).....	148
2.12.10.	SET_INH_CHKSUM: Inhouse Register Checksum(Page4-R98h).....	149
2.12.11.	SET_GPO: GPO Function Select (Page4-R99h~RA0h).....	150
2.12.12.	STD_SEL: Standard Command Option Select(Page4-RA3h).....	152
2.12.13.	RXOA_OTP: (Page4-RA4h~RA5h).....	153
2.12.14.	DSI_SMRP: (Page4-RA6h~RA8h).....	154
<b>3.</b>	<b>OTP PROGRAMMING .....</b>	<b>155</b>
3.1.	OTP TABLE.....	155
3.2.	OTP PROGRAMMING FLOW.....	174
3.3.	PROGRAMMING SEQUENCE.....	175
3.4.	OTP PROGRAMMING EXAMPLE OF VCOM SETTING.....	176
3.6.	OTP READ EXAMPLE.....	177



Table List:

Table 2.1: Jadard ALL page command list ..... 7  
Table 2.2: Jadard page 0 command list ..... 9  
Table 2.3: Jadard page 1 command list ..... 15  
Table 2.4: Jadard page 2 command list ..... 20  
Table 2.5: Jadard page 3 command list ..... 24  
Table 2.6: Jadard page 4 command list ..... 26

JADARD confidential



## 1. Revision History

Version	Date	Description of modification
0.00	2020/08/27	New setup

JADARD confidential



## 2. Jadard Command List

### 2.1. ALL page

Index	Operation	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default	
	Code										(Hex)	
E0	SET_PAGE	R/W	-	-	-	-	-	PAGE[2:0]			00	
E1	SET_PASSWD	R/W	PASSWD1[7:0]									00
E2		R/W	PASSWD2[7:0]									00
E3		R/W	PASSWD3[7:0]									00
E4	AUTO_DISP_SETTING	R/W	-	-	-	-	GON	DTE	DISP[1:0]		08	
E5		R/W	-	-	DISP_SW_OPT[1:0]		-	BLK_DISABLE	BLK_MODE[1:0]		01	
E6	SET_WD	R/W	-	-	-	-	-	-	WD_MODE[1:0]		02	
E7		R/W	-	-	-	WD_off	WD_Timer[3:0]			0C		
E8		R	-	-	-	-	-	-	WD_FMS	WD_FBLK	00	
E9	OTP_PROG	R/W	OTP_MASK[7:0]									00
EA		R/W	-	-	-	-	-	-	OTP_INDEX[9:8]		00	
EB		R/W	OTP_INDEX[7:0]									00
EC		R/W	-	-	-	OTP_READ_SINGLE	OTP_WRITE_SINGLE	OTP_LOAD_DISABLE	OTP_INT_VPP	OTP_AUTO_PROG	00	
ED		R	OTP_RDATA[7:0]									-
EE		R/W	OTP_WDATA[7:0]									00
EF		R/W	OTP_PROG	OTP_VPP_SEL	OTP_PRD	OTP_PWE	-	-	OTP_PTM[1:0]		00	
F0	SELF_DIAG	R	regload_detec	func_detec	attach_detec	gbreak_detec	-	-	-	-	00	
F1	SPI_CMD	R/W	SPI_CMD_INDEX[7:0]									00
F2	SPI_READ	R	SPI_READ_DATA[7:0]									00
F8	DSI_RESERVE_D2	W	DSI_RES2[7:0]									00
F9	DSI_RESERVE_D3	W	DSI_RES3[7:0]									00

TABLE 2.1: JADARD ALL PAGE COMMAND LIST



2.2. Jadard page 0 command

Index	Operation Code	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default	
											(Hex)	
1B	RDCUSTM_ID	R	CUSTM1[7:0]								FF	
		R	CUSTM2[7:0]								FF	
		R	CUSTM3[7:0]								FF	
		R	CUSTM4[7:0]								FF	
		R	CUSTM5[7:0]								FF	
		R	CUSTM6[7:0]								FF	
		R	CUSTM7[7:0]								FF	
		R	CUSTM8[7:0]								FF	
70	SEQUENCE_CTRL	R/W	-	DC0H[2:0]			-	DC1H[2:0]			01	
71		R/W	-	DC2H[2:0]			-	DC3H[2:0]			23	
72		R/W	-	-	-	-	-	DC7H[2:0]			06	
73		R/W	DC0L	DC1L	DC2L	DC3L	DC4L	DC5L	DC6L	DC7L	88	
74		R/W	TOP[1:0]		T1P[1:0]		T8P[1:0]		-	-	64	
75		R/W	-	SOFT0H[2:0]			-	SOFT0L[2:0]			06	
76		R	-	-	-	-	-	-	-	POW_ON_S TATE	00	
77	SETID(OTP *5)	R/W	-	-	-	-	-	-	-	-	00	
78		R/W	ID1[7:0]								00	
79		R/W	ID2[7:0]								00	
7A		R/W	ID3[7:0]								00	
7B		R/W	ID4[7:0]								00	
7C		R	-	-	-	-	-	ID_OTP_TIMES[2:0]			00	
80	SETDSISE TUP	R/W	-	DSI_INIT0[6:0]								03
81		R/W	DSI_INIT1[7:0]								28	
82		R/W	DSI_INIT2[7:0]								07	
83	SETDSISE TUP2	R/W	-	DSI_INIT3[6:0]								0F
84	UP_START CTRL	R/W	UP_KEY1[7:0]								00	
85		R/W	UP_KEY2[7:0]								00	
86		R/W	UP_START_EN[7:0]								00	
87		R/W	PWR_KEY[7:0]								00	
88	SET_ALS	R/W	ALS[31:24]								00	



89		R/W	ALS[23:16]	00
8A		R/W	ALS[15:8]	00
8B		R/W	ALS[7:0]	00

TABLE 2.2: JADARD PAGE 0 COMMAND LIST

JADARD confidential



2.3. Jadard page 1 command

Index	Operation Code	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default
											(Hex)
00	VCOM_SET(OTP*5)	R/W	-	-	-	VCOMS_BP	-	-	VCOM_S[9:8]		00
01		R/W	VCOM_S[7:0]								46
02		R	-	-	-	-	-	VCOM_OTP_TIMES[2:0]		00	
03	VCOM_R_SET(OTP*5)	R/W	-	-	-	VCOM_R_SEN	-	-	VCOM_R_S[9:8]		00
04		R/W	VCOM_R_S[7:0]								32
05		R	-	-	-	-	-	VCOM_R_OTP_TIMES[2:0]		00	
0A	PWRIC_SET	R/W	-	-	JD_RELD	VCSW_SWAP	EN_VREF_S[3:0]			08	
0B		R/W	PWRIC_SET[7:0]								00
0C		R/W	-	PWRIC_CLK1[2:0]			-	PWRIC_IDLE_CLK1[2:0]			54
0D		R/W	HX_SOFT	PWRIC_CLK2[2:0]			PWRIC_HXCLK[3:0]			E3	
0E		R/W	HX_DT_AVDD	-	-	-	-	-	LED_PWR_S[1:0]		00
17		GAMMA_SET	R/W	-	-	-	VGMP_S[8]	-	-	-	VGSP_S[8]
18	R/W		VGMP_S[7:0]								BF
19	R/W		VGSP_S[7:0]								11
1A	R/W		-	-	-	VGMN_S[8]	-	-	-	VGSN_S[8]	00
1B	R/W		VGMN_S[7:0]								BF
1C	R/W		VGSN_S[7:0]								11
1D	OTP_SET		R/W	-	-	VPP_DT[1:0]		-	VPP_VGH_RT[2:0]		01
1E		R/W	-	VPP_VGH_S[6:0]							
1F	GATE_POWER	R/W	VGH_REG_S[6:0]								34
20		R/W	-	-	VGL_REG_S[5:0]						23
21		R/W	-	-	VGL_REG2_S[5:0]						19
22		R/W	-	VGH_REG_SHT	VGL_REG_SHT	VGL_REG2_SHT	VGH_REG_EN	VGL_REG_EN	VGL_REG2_EN	SHT_VGL_REG	0E
23		R/W	-	-	GAS_VGH_EN	GAS_VGL_EN	VGH_NC	VGL_NC	VCLREG_OP_CEN	VCL_NC	30
24	R/W	VGHEN	VGLEN	AVDDEN	AVEEEN	VCLEN	VDDAEN	VCLREG_EN	VCL2VDDN	FE	
25	POWAMP_CTRL	R/W	-	AP[2:0]			-	-	-	-	30
26		R/W	VCOM_EN	VGM_EN	-	GAS_DET_SEL	GAS_IOVCC_EN	GAS_VCI_EN	GAS_AVEE_EN	GAS_OUT_EN	CF



27		R/W	UP_VDD_1 P8_EN	VDDD_S1[2:0]			-	VDDD_S2[2:0]			33	
28	DCDC_ CTRL2	R/W	-	PWR_SW_ EN	VGH_MSF_ _EN	VGH_CH G2AVDD _EH	VGH_GA S_PWS_ EN	VGH_PWS	VGH_P WS_GN D	VGH_PWS_P OS	04	
29		R/W		GAS_T8P[1:0]		VGH_SG L_C41	VGH_SG L_C42	-	-		00	
2A		R/W	DDS[7:0]									00
35	SETSTBA	R/W	-	GAP[2:0]			SAP[3:0]				23	
36		R/W	SAP_Temp[3:0]				SAP2[3:0]				53	
37	SETPANEL	R/W	-	Z_line	ENZ[1:0]		SS_PA NEL	GS_PAN EL	REV_P ANEL	BGR_PANE L	00	
38	SETRGBCY C	R/W	-	-	-	-	-	RGB_JDT[2:0]			04	
39		R/W	RGB_N_EQ1[7:0]									0C
3A		R/W	RGB_N_EQ2[7:0]									18
3B		R/W	RGB_N_EQ2_Temp[7:0]									18
3C		R/W	RGB_N_EQ3[7:0]									80
3D		R/W	RGB_CHGEN_ON[7:0]									0C
3E		R/W	RGB_CHGEN_OFF[7:0]									80
3F		R/W	RGB_CHGEN_OFF2[7:0]									4E

JADARD.COM



40	SET_TCON	R/W	-	IP750_1	LN[1:0]	IP750_0	RSO[2:0]			04	
41		R/W	LN[9:2]							A0	
42		R/W	SLT[7:0]							81	
43		R/W	VFP[7:0]							0E	
44		R/W	VBP[7:0]							0A	
45		R/W	HBP[7:0]							16	
46		R/W	TE_Delay[10:3]							00	
47		R/W	BlkinF_num[7:0]							00	
48		R/W	BlkinF_STR[7:0]							00	
49		R/W	BlkinFrame	BlkinF_yn	-	-	-	TE_Delay[2:0]			40
4A		R/W	FRAME_NUM[1:0]	Auto_Test_en	TEST_PAT_EN	TEST_PATTERN[3:0]					80
4B		R/W	TCON_OPT1[15:8]							00	
4C		R/W	TCON_OPT1[7:0]							00	
4D		SET_TE_PAD	R/W	-	-	-	-	-	-	-	00
4E	R/W		-	-	-	-	TP_VS_EN	TP_VS_WIDTH[10:8]			0D
4F	R/W		TP_VS_WIDTH[7:0]							00	
50	R/W		TP_VS_SHIFT[7:0]							14	
51	R/W		-	-	-	-	-	-	TP_HS_BLK_EN	TP_HS_DIS_EN	01
52	R/W		TP_HS_ON[7:0]							48	
53	R/W		TP_HS_OFF[7:0]							70	
54	POWER_STATE	R/W	-	-	-	-	-	-	DSTBY	00	
55	DCDC_SEL	R/W	-	-	-	-	DCDCM[3:0]			05	
56		R/W	-	-	-	-	AUTO_RT	-	AVDD_RT[1:0]		01
57		R/W	VGH_RT[2:0]			VGL_RT[2:0]			VCL_RT[1:0]		29
58		R/W	-	-	-	AVDD_S[4:0]					0A
59		R/W	VCL_S[2:0]			AVEE_S[4:0]					0A
5A		R/W	-	VGH_S[6:0]						28	
5B		R/W	-	-	VGL_S[5:0]					19	
5C		R/W	-	-	VDDA_CLK[1:0]	VCL_CLK[1:0]	VGHVGL_CLK[1:0]				15
5D		SET_GAMMA	R/W	-	RPA18[6:0]						7C
5E	R/W		-	RPA17[6:0]						6D	



5F	R/W	-	RPA16[6:0]	63
60	R/W	-	RPA15[6:0]	59
61	R/W	-	RPA14[6:0]	57
62	R/W	-	RPA13[6:0]	4A
63	R/W	-	RPA12[6:0]	51
64	R/W	-	RPA11[6:0]	3A
65	R/W	-	RPA10[6:0]	55
66	R/W	-	RPA9[6:0]	53
67	R/W	-	RPA8[6:0]	55
68	R/W	-	RPA7[6:0]	7A
69	R/W	-	RPA6[6:0]	6F
6A	R/W	-	RPA5[6:0]	7F
6B	R/W	-	RPA4[6:0]	75
6C	R/W	-	RPA3[6:0]	72
6D	R/W	-	RPA2[6:0]	62
6E	R/W	-	RPA1[6:0]	2D
6F	R/W	-	RPA0[6:0]	06
70	R/W	-	RNA18[6:0]	7C
71	R/W	-	RNA17[6:0]	6D
72	R/W	-	RNA16[6:0]	63
73	R/W	-	RNA15[6:0]	59
74	R/W	-	RNA14[6:0]	57
75	R/W	-	RNA13[6:0]	4A
76	R/W	-	RNA12[6:0]	51
77	R/W	-	RNA11[6:0]	3A
78	R/W	-	RNA10[6:0]	55
79	R/W	-	RNA9[6:0]	53
7A	R/W	-	RNA8[6:0]	55
7B	R/W	-	RNA7[6:0]	7A
7C	R/W	-	RNA6[6:0]	6F
7D	R/W	-	RNA5[6:0]	7F
7E	R/W	-	RNA4[6:0]	75
7F	R/W	-	RNA3[6:0]	72
80	R/W	-	RNA2[6:0]	62
81	R/W	-	RNA1[6:0]	2D



82		R/W	-	RNA0[6:0]						06
83	SETDDB	R/W	-	-	-	-	-	-	-	00
84		R/W	DDB1[7:0]						00	
85		R/W	DDB2[7:0]						00	
86		R/W	DDB3[7:0]						00	
87		R/W	DDB4[7:0]						00	
88	SETECO	R/W	-	-	-	-	-	-	-	00
89		R/W	ECO0[7:0]						03	
8A		R/W	ECO1[7:0]						00	
8B		R/W	-	ECO2[6:0]						00
8C		R/W	-	ECO3[6:0]						00
8D	GET_ID_VERSION	R	JD_ID1[7:0]						93	
8E		R	JD_ID2[7:0]						65	
8F		R	JD_ID3[7:0]						0E	
93	DCS_CMD_OPT	R/W	-	-	-	-	-	-	NOKIA_CMD_EN	00
94	OPT	R/W	-	-	-	-	-	-	RDCTMOTP_EN	00
95	CTM_OTP	R/W	-	-	-	OTP_WR_FLAG	OTP_RD_LENGTH[3:0]			0E
96		R/W	CTM_OTP0[7:0]						00	
97		R/W	CTM_OTP1[7:0]						00	
98		R/W	CTM_OTP2[7:0]						00	
99		R/W	CTM_OTP3[7:0]						00	
9A		R/W	CTM_OTP4[7:0]						00	
9B		R/W	CTM_OTP5[7:0]						00	
9C		R/W	CTM_OTP6[7:0]						00	
9D		R/W	CTM_OTP7[7:0]						00	
9E		R/W	CTM_OTP8[7:0]						00	
9F		R/W	CTM_OTP9[7:0]						00	
A0		R/W	CTM_OTP10[7:0]						00	
A1		R/W	CTM_OTP11[7:0]						00	
A2		R/W	CTM_OTP12[7:0]						00	
A3		R/W	CTM_OTP13[7:0]						00	
A4		R/W	CTM_OTP14[7:0]						00	
A5	R/W	CTM_OTP15[7:0]						00		
A6	SETCUSTM	R/W	-	-	-	-	-	-	-	00



A7	ID	R/W	CUSTM1[7:0]					FF	
A8		R/W	CUSTM2[7:0]					FF	
A9		R/W	CUSTM3[7:0]					FF	
AA		R/W	CUSTM4[7:0]					FF	
AB		R/W	CUSTM5[7:0]					FF	
AC		R/W	CUSTM6[7:0]					FF	
AD		R/W	CUSTM7[7:0]					FF	
AE		R/W	CUSTM8[7:0]					FF	
AF		SET_TE_PA	R/W	-	-	-	VHS_TEO N_OPT	TP_VS_ EN2	TP_VS_WIDTH2[10:8]
B0	D2	R/W	TP_VS_WIDTH2[7:0]					00	
B1		R/W	TP_VS_SHIFT2[7:0]					01	
B2	OTP_REPAI R		-	-	-	-	REPAIR_PAGE[3:0]	00	
B3			REPAIR_INDEX[7:0]					00	
B4			REPAIR_PAR[7:0]					00	
B5			REPAIR_VALUE[7:0]					00	
B6	SETRGBCY C3		-	RES_MUX_ON[6:0]				00	
B7			-	RES_MUX_OFF[6:0]				20	
B8			DYNBIAS_ON[7:0]					00	
B9			DYNBIAS_OFF[7:0]					20	
BA			DYNCHGEN_ON[7:0]					10	
BB			DYNCHGEN_OFF[7:0]					30	

TABLE 2.3: JADARD PAGE 1 COMMAND LIST



2.4. Jadard page 2 command

Index	Operation	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default
	Code										(Hex)
00	SET_GIP_L	R/W	-	CGO1_PH_L	CGO1_INV_L	CGOUT1_L[4:0]				0A	
01		R/W	-	CGO2_PH_L	CGO2_INV_L	CGOUT2_L[4:0]				08	
02		R/W	-	CGO3_PH_L	CGO3_INV_L	CGOUT3_L[4:0]				06	
03		R/W	-	CGO4_PH_L	CGO4_INV_L	CGOUT4_L[4:0]				04	
04		R/W	-	CGO5_PH_L	CGO5_INV_L	CGOUT5_L[4:0]				00	
05		R/W	-	CGO6_PH_L	CGO6_INV_L	CGOUT6_L[4:0]				1F	
06		R/W	-	CGO7_PH_L	CGO7_INV_L	CGOUT7_L[4:0]				1F	
07		R/W	-	CGO8_PH_L	CGO8_INV_L	CGOUT8_L[4:0]				1F	
08		R/W	-	CGO9_PH_L	CGO9_INV_L	CGOUT9_L[4:0]				1F	
09		R/W	-	CGO10_PH_L	CGO10_INV_L	CGOUT10_L[4:0]				1F	
0A		R/W	-	CGO11_PH_L	CGO11_INV_L	CGOUT11_L[4:0]				1F	
0B		R/W	-	CGO12_PH_L	CGO12_INV_L	CGOUT12_L[4:0]				1F	
0C		R/W	-	CGO13_PH_L	CGO13_INV_L	CGOUT13_L[4:0]				1F	
0D		R/W	-	CGO14_PH_L	CGO14_INV_L	CGOUT14_L[4:0]				1F	
0E		R/W	-	CGO15_PH_L	CGO15_INV_L	CGOUT15_L[4:0]				1F	
0F		R/W	-	CGO16_PH_L	CGO16_INV_L	CGOUT16_L[4:0]				1F	
10	R/W	-	CGO17_PH_L	CGO17_INV_L	CGOUT17_L[4:0]				1F		
11	R/W	-	CGO18_PH_L	CGO18_INV_L	CGOUT18_L[4:0]				1F		
12	R/W	-	CGO19_PH_L	CGO19_INV_L	CGOUT19_L[4:0]				17		
13	R/W	-	CGO20_PH_L	CGO20_INV_L	CGOUT20_L[4:0]				18		
14	R/W	-	CGO21_PH_L	CGO21_INV_L	CGOUT21_L[4:0]				1F		
15	R/W	-	CGO22_PH_L	CGO22_INV_L	CGOUT22_L[4:0]				1F		
16	SET_GIP_R	R/W	-	CGO1_PH_R	CGO1_INV_R	CGOUT1_R[4:0]				0B	
17		R/W	-	CGO2_PH_R	CGO2_INV_R	CGOUT2_R[4:0]				09	
18		R/W	-	CGO3_PH_R	CGO3_INV_R	CGOUT3_R[4:0]				07	
19		R/W	-	CGO4_PH_R	CGO4_INV_R	CGOUT4_R[4:0]				05	
1A		R/W	-	CGO5_PH_R	CGO5_INV_R	CGOUT5_R[4:0]				01	
1B		R/W	-	CGO6_PH_R	CGO6_INV_R	CGOUT6_R[4:0]				1F	
1C		R/W	-	CGO7_PH_R	CGO7_INV_R	CGOUT7_R[4:0]				1F	
1D		R/W	-	CGO8_PH_R	CGO8_INV_R	CGOUT8_R[4:0]				1F	
1E		R/W	-	CGO9_PH_R	CGO9_INV_R	CGOUT9_R[4:0]				1F	
1F		R/W	-	CGO10_PH_R	CGO10_INV_R	CGOUT10_R[4:0]				1F	
20	R/W	-	CGO11_PH_R	CGO11_INV_R	CGOUT11_R[4:0]				1F		
21	R/W	-	CGO12_PH_R	CGO12_INV_R	CGOUT12_R[4:0]				1F		
22	R/W	-	CGO13_PH_R	CGO13_INV_R	CGOUT13_R[4:0]				1F		



23		R/W	-	CGO14_PH_R	CGO14_INV_R	CGOUT14_R[4:0]	1F
24		R/W	-	CGO15_PH_R	CGO15_INV_R	CGOUT15_R[4:0]	1F
25		R/W	-	CGO16_PH_R	CGO16_INV_R	CGOUT16_R[4:0]	1F
26		R/W	-	CGO17_PH_R	CGO17_INV_R	CGOUT17_R[4:0]	1F
27		R/W	-	CGO18_PH_R	CGO18_INV_R	CGOUT18_R[4:0]	1F
28		R/W	-	CGO19_PH_R	CGO19_INV_R	CGOUT19_R[4:0]	17
29		R/W	-	CGO20_PH_R	CGO20_INV_R	CGOUT20_R[4:0]	18
2A		R/W	-	CGO21_PH_R	CGO21_INV_R	CGOUT21_R[4:0]	1F
2B		R/W	-	CGO22_PH_R	CGO22_INV_R	CGOUT22_R[4:0]	1F
2C	SET_GIP_L_GS	R/W	-	-	-	CGOUT1_L_GS[4:0]	09
2D		R/W	-	-	-	CGOUT2_L_GS[4:0]	0B
2E		R/W	-	-	-	CGOUT3_L_GS[4:0]	05
2F		R/W	-	-	-	CGOUT4_L_GS[4:0]	07
30		R/W	-	-	-	CGOUT5_L_GS[4:0]	1F
31		R/W	-	-	-	CGOUT6_L_GS[4:0]	01
32		R/W	-	-	-	CGOUT7_L_GS[4:0]	1F
33		R/W	-	-	-	CGOUT8_L_GS[4:0]	1F
34		R/W	-	-	-	CGOUT9_L_GS[4:0]	1F
35		R/W	-	-	-	CGOUT10_L_GS[4:0]	1F
36		R/W	-	-	-	CGOUT11_L_GS[4:0]	1F
37		R/W	-	-	-	CGOUT12_L_GS[4:0]	1F
38		R/W	-	-	-	CGOUT13_L_GS[4:0]	1F
39		R/W	-	-	-	CGOUT14_L_GS[4:0]	1F
3A		R/W	-	-	-	CGOUT15_L_GS[4:0]	1F
3B		R/W	-	-	-	CGOUT16_L_GS[4:0]	1F
3C		R/W	-	-	-	CGOUT17_L_GS[4:0]	1F
3D		R/W	-	-	-	CGOUT18_L_GS[4:0]	1F
3E		R/W	-	-	-	CGOUT19_L_GS[4:0]	17
3F		R/W	-	-	-	CGOUT20_L_GS[4:0]	18
40		R/W	-	-	-	CGOUT21_L_GS[4:0]	1F
41		R/W	-	-	-	CGOUT22_L_GS[4:0]	1F



42	SET_GIP_R _GS	R/W	-	-	-	CGOUT1_R_GS[4:0]	08		
43		R/W	-	-	-	CGOUT2_R_GS[4:0]	0A		
44		R/W	-	-	-	CGOUT3_R_GS[4:0]	04		
45		R/W	-	-	-	CGOUT4_R_GS[4:0]	06		
46		R/W	-	-	-	CGOUT5_R_GS[4:0]	1F		
47		R/W	-	-	-	CGOUT6_R_GS[4:0]	00		
48		R/W	-	-	-	CGOUT7_R_GS[4:0]	1F		
49		R/W	-	-	-	CGOUT8_R_GS[4:0]	1F		
4A		R/W	-	-	-	CGOUT9_R_GS[4:0]	1F		
4B		R/W	-	-	-	CGOUT10_R_GS[4:0]	1F		
4C		R/W	-	-	-	CGOUT11_R_GS[4:0]	1F		
4D		R/W	-	-	-	CGOUT12_R_GS[4:0]	1F		
4E		R/W	-	-	-	CGOUT13_R_GS[4:0]	1F		
4F		R/W	-	-	-	CGOUT14_R_GS[4:0]	1F		
50		R/W	-	-	-	CGOUT15_R_GS[4:0]	1F		
51		R/W	-	-	-	CGOUT16_R_GS[4:0]	1F		
52		R/W	-	-	-	CGOUT17_R_GS[4:0]	1F		
53		R/W	-	-	-	CGOUT18_R_GS[4:0]	1F		
54		R/W	-	-	-	CGOUT19_R_GS[4:0]	17		
55		R/W	-	-	-	CGOUT20_R_GS[4:0]	18		
56		R/W	-	-	-	CGOUT21_R_GS[4:0]	1F		
57		R/W	-	-	-	CGOUT22_R_GS[4:0]	1F		
58	SETGIP1	R/W	-	GIP_GAS_OPT	TGEQL	GIP_RST_EN	INIT_PORCH[3:0]	40	
59		R/W	INIT_W[3:0]				-	INIT[10:8]	00
5A		R/W	INIT[7:0]						00
5B		R/W	-	-	STV_NUM[1:0]	-	-	-	10
5C		R/W	STV_S0[7:0]						02
5D		R/W	STV_W[3:0]			-	STV_S1[2:0]		10
5E		R/W	-	-	-	STV_S2[4:0]			01
5F		R/W	-	-	-	STV_S3[4:0]			02
60		R/W	ETV_W[3:0]			-	ETV_S1[2:0]		00
61		R/W	-	-	-	ETV_S2[4:0]			01
62		R/W	-	-	-	ETV_S3[4:0]			02
63		R/W	SETV_ON[7:0]						03
64		R/W	SETV_OFF[7:0]						7B
65		R/W		ETV_EN	ETV_NUM[1:0]	-	ETV_S0[10:8]		15
66	R/W	ETV_S0[7:0]						00	



67		R/W		CKV0_NUM[3:0]		CKV0_W[3:0]		71			
68		R/W		CKV0_S0[7:0]				04			
69		R/W		CKV0_ON[7:0]				06			
6A		R/W		CKV0_OFF[7:0]				7B			
6B		R/W		CKV0_DUM[7:0]				10			
6C		R/W	-	-	FLM_MODE	GEQ_LINE	GEQ_W[3:0]	00			
6D		R/W	-	-	GEQ_GGND1[5:0]			04			
6E		R/W	-	-	GEQ_GGND2[5:0]			04			
6F		R/W		GIPDR[1:0]	VGHO_SEL	VGLO_SEL	VGLO_SEL2	CKV_GROUP	CKV1_CON	CKV0_CON	88
70		R/W		CKV1_NUM[3:0]		CKV1_W[3:0]		00			
71		R/W		CKV1_S0[7:0]				00			
72		R/W		CKV1_ON[7:0]				06			
73		R/W		CKV1_OFF[7:0]				7B			
74		R/W		CKV1_DUM[7:0]				00			
75	SETGIP2	R/W	FLM_EN	FLM_W[6:0]				87			
76		R/W		FLM_ON[7:0]				00			
77		R/W	VEN_EN	VEN_W[10:8]		FLM_NUM	FLM_OFF[10:8]	5D			
78		R/W		FLM_OFF[7:0]				17			
79		R/W		VEN_W[7:0]				1F			
7A		R/W		VEN_S0[7:0]				00			
7B		R/W		VEN_S1[7:0]				00			
7C		R/W		VEN_DUM[7:0]				00			
7D		R/W		VEN_ON[7:0]				03			
7E		R/W		VEN_OFF[7:0]				7B			
7F	SET_GIP_OPT	R/W	-	GIP_OPT0[6:0]				00			
80		R/W		GIP_OPT1[7:0]				00			



81	SET_GIP_T EMP	R/W	-	FLM_EQ	ETV_BLK_S0[10:8]	STV_BLK_S0[10:8]	00	
82		R/W		STV_BLK_S0[7:0]			00	
83		R/W		ETV_BLK_S0[7:0]			00	
84		R/W		STV_BLK_S2[3:0]	STV_BLK_S1[3:0]		00	
85		R/W		STV_OPT[3:0]	STV_BLK_S3[3:0]		00	
86		R/W		ETV_BLK_S2[3:0]	ETV_BLK_S1[3:0]		00	
87		R/W		ETV_OPT[3:0]	ETV_BLK_S3[3:0]		00	
88		R/W		FLM_ON_TU[7:0]			00	
89		R/W		FLM_OFF_TU[7:0]			00	
8B		SET_GIP_BI F	R/W	-	GIP_OPT2[4:0]	CKV_BIF_S [9:8]		00
8C	R/W			CKV_BIF_S[7:0]			00	
8D	R/W			CKV_BIF_W[7:0]			00	
8E	SETGIP3	R/W	-	GIP_OPT3[4:0]	FLM_O N_LRN _EN	FLM_O FF_LR N_EN	01	
8F		R/W	AG ON EN	AGON_OPT	AGON_LINE0	AGO N_LIN E1	AGON_DLY[3:0]	02
90		R/W		AGON_S[3:0]		AGON_W[3:0]		03
91		R/W		AGON_ON0[7:0]			08	
92		R/W		AGON_ON1[7:0]			08	

TABLE 2.4: JADARD PAGE 2 COMMAND LIST



2.5. Jadard page 3 command

Index	Operation	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default	
	Code										(Hex)	
00	CE_CTRL0	R/W	-	-	-	-	-	-	-	CE_OTP_ROM_VLD	01	
01	CE_CTRL1	R/W	-	-	-	-	CE_EDG_MODE[1:0]		CE_SAT_MODE[1:0]		00	
02	CE_PRM	R/W	-	-	-	CE_EDG_SP_PROT	CE_SAT_S_P_PROT	CE_COL_EN	CE_HUE_EN	CE_VV_EN	-	
03		R/W	-	CE_THREF[2:0]			-	CE_THSAT[2:0]			-	
04		R/W	-	CE_THGREY[2:0]			-	CE_THCOLOR[2:0]			-	
05		R/W	CE_SAT_OFFS[7:0]									-
06		R/W	CE_REF_OFFS[7:0]									-
07		R/W	-	-	-	-	-	CE_THCOLOR2[2:0]			-	
08		R/W	CE_COL_OFFS[7:0]									-
09		R/W	CE_SG016[3:0]				CE_SG000[3:0]				-	
0A		R/W	CE_SG048[3:0]				CE_SG032[3:0]				-	
0B		R/W	CE_SG080[3:0]				CE_SG064[3:0]				-	
0C		R/W	CE_SG112[3:0]				CE_SG096[3:0]				-	
0D		R/W	CE_SG144[3:0]				CE_SG128[3:0]				-	
0E		R/W	CE_SG176[3:0]				CE_SG160[3:0]				-	
0F		R/W	CE_SG208[3:0]				CE_SG192[3:0]				-	
10		R/W	CE_SG240[3:0]				CE_SG224[3:0]				-	
11		R/W	-	-	-	-	CE_SG255[3:0]				-	
12		R/W	-	-	CE_HUE_TBL00[5:0]						-	
13	R/W	-	-	CE_HUE_TBL01[5:0]						-		
14	R/W	-	-	CE_HUE_TBL02[5:0]						-		
15	R/W	-	-	CE_HUE_TBL03[5:0]						-		
16	R/W	-	-	CE_HUE_TBL04[5:0]						-		
17	R/W	-	-	CE_HUE_TBL05[5:0]						-		
18	R/W	-	-	CE_HUE_TBL06[5:0]						-		
19	R/W	-	-	CE_HUE_TBL07[5:0]						-		
1A	R/W	-	-	CE_HUE_TBL08[5:0]						-		
1B	R/W	-	-	CE_HUE_TBL09[5:0]						-		
1C	R/W	-	-	CE_HUE_TBL10[5:0]						-		
1D	R/W	-	-	CE_HUE_TBL11[5:0]						-		
1E	R/W	-	-	CE_HUE_TBL12[5:0]						-		



1F		R/W	-	-	CE_HUE_TBL13[5:0]				-	
20		R/W	-	-	CE_HUE_TBL14[5:0]				-	
21		R/W	-	-	CE_HUE_TBL15[5:0]				-	
22		R/W	-	-	CE_HUE_TBL16[5:0]				-	
23		R/W	-	-	CE_HUE_TBL17[5:0]				-	
24		R/W	-	-	CE_HUE_TBL18[5:0]				-	
25		R/W	-	-	CE_HUE_TBL19[5:0]				-	
26		R/W	-	-	CE_HUE_TBL20[5:0]				-	
27		R/W	-	-	CE_HUE_TBL21[5:0]				-	
28		R/W	-	-	CE_HUE_TBL22[5:0]				-	
29		R/W	-	-	CE_HUE_TBL23[5:0]				-	
2A		R/W	CE_EDG_FAC2[3:0]			CE_EDG_FAC1[3:0]			-	
2B	DGC_CTRL	R/W	-	-	-	-	-	DGC_EN	00	
2C		R/W	-	-	-	-	-	DGC_SELECT[1:0]	01	
2D		R/W	-	-	-	DTR_EN	DGC_CHKSUM_EN[2:0]		DGC_RE G_SYNC _GT	11
2E		R/W	DGC_GT_BYTE0[7:0]							FF
2F		R/W	DGC_GT_BYTE1[7:0]							FF
30		R/W	-	DGC_GAMMA1_GAIN[6:0]						-
31		R/W	DGC_GAMMA1_OFFSET[3:0]			DGC_GAMMA1_000[3:0]			-	
32		R/W	DGC_GAMMA1_004[3:0]			DGC_GAMMA1_008[3:0]			-	
33		R/W	DGC_GAMMA1_012[3:0]			DGC_GAMMA1_016[3:0]			-	
34		R/W	DGC_GAMMA1_020[3:0]			DGC_GAMMA1_024[3:0]			-	
35		R/W	DGC_GAMMA1_028[3:0]			DGC_GAMMA1_032[3:0]			-	
36		R/W	DGC_GAMMA1_036[3:0]			DGC_GAMMA1_040[3:0]			-	
37		R/W	DGC_GAMMA1_044[3:0]			DGC_GAMMA1_048[3:0]			-	
38		R/W	DGC_GAMMA1_052[3:0]			DGC_GAMMA1_056[3:0]			-	
39	SET_DIGITAL_GAMMA1	R/W	DGC_GAMMA1_060[3:0]			DGC_GAMMA1_064[3:0]			-	
3A		R/W	DGC_GAMMA1_068[3:0]			DGC_GAMMA1_072[3:0]			-	
3B		R/W	DGC_GAMMA1_076[3:0]			DGC_GAMMA1_080[3:0]			-	
3C		R/W	DGC_GAMMA1_084[3:0]			DGC_GAMMA1_088[3:0]			-	
3D		R/W	DGC_GAMMA1_092[3:0]			DGC_GAMMA1_096[3:0]			-	
3E		R/W	DGC_GAMMA1_100[3:0]			DGC_GAMMA1_104[3:0]			-	
3F		R/W	DGC_GAMMA1_108[3:0]			DGC_GAMMA1_112[3:0]			-	
40		R/W	DGC_GAMMA1_116[3:0]			DGC_GAMMA1_120[3:0]			-	
41		R/W	DGC_GAMMA1_124[3:0]			DGC_GAMMA1_128[3:0]			-	
42		R/W	DGC_GAMMA1_132[3:0]			DGC_GAMMA1_136[3:0]			-	



43		R/W	DGC_GAMMA1_140[3:0]	DGC_GAMMA1_144[3:0]	-
44		R/W	DGC_GAMMA1_148[3:0]	DGC_GAMMA1_152[3:0]	-
45		R/W	DGC_GAMMA1_156[3:0]	DGC_GAMMA1_160[3:0]	-
46		R/W	DGC_GAMMA1_164[3:0]	DGC_GAMMA1_168[3:0]	-
47		R/W	DGC_GAMMA1_172[3:0]	DGC_GAMMA1_176[3:0]	-
48		R/W	DGC_GAMMA1_180[3:0]	DGC_GAMMA1_184[3:0]	-
49		R/W	DGC_GAMMA1_188[3:0]	DGC_GAMMA1_192[3:0]	-
4A		R/W	DGC_GAMMA1_196[3:0]	DGC_GAMMA1_200[3:0]	-
4B		R/W	DGC_GAMMA1_204[3:0]	DGC_GAMMA1_208[3:0]	-
4C		R/W	DGC_GAMMA1_212[3:0]	DGC_GAMMA1_216[3:0]	-
4D		R/W	DGC_GAMMA1_220[3:0]	DGC_GAMMA1_224[3:0]	-
4E		R/W	DGC_GAMMA1_228[3:0]	DGC_GAMMA1_232[3:0]	-
4F		R/W	DGC_GAMMA1_236[3:0]	DGC_GAMMA1_240[3:0]	-
50		R/W	DGC_GAMMA1_244[3:0]	DGC_GAMMA1_248[3:0]	-
51		R/W	DGC_GAMMA1_252[3:0]	DGC_GAMMA1_253[3:0]	-
52		R/W	DGC_GAMMA1_254[3:0]	DGC_GAMMA1_255[3:0]	-
53		R/W		DGC_GAMMA1_OFF SET_MAG[1:0] DGC_GAMMA1_DE LTA_MAG[1:0]	-
54		R/W	-	DGC_GAMMA2_GAIN[6:0]	-
55		R/W	DGC_GAMMA2_OFFSET[3:0]	DGC_GAMMA2_000[3:0]	-
56		R/W	DGC_GAMMA2_004[3:0]	DGC_GAMMA2_008[3:0]	-
57		R/W	DGC_GAMMA2_012[3:0]	DGC_GAMMA2_016[3:0]	-
58		R/W	DGC_GAMMA2_020[3:0]	DGC_GAMMA2_024[3:0]	-
59		R/W	DGC_GAMMA2_028[3:0]	DGC_GAMMA2_032[3:0]	-
5A		R/W	DGC_GAMMA2_036[3:0]	DGC_GAMMA2_040[3:0]	-
5B		R/W	DGC_GAMMA2_044[3:0]	DGC_GAMMA2_048[3:0]	-
5C		R/W	DGC_GAMMA2_052[3:0]	DGC_GAMMA2_056[3:0]	-
5D	SET_DIGITAL_GAMMA2	R/W	DGC_GAMMA2_060[3:0]	DGC_GAMMA2_064[3:0]	-
5E		R/W	DGC_GAMMA2_068[3:0]	DGC_GAMMA2_072[3:0]	-
5F		R/W	DGC_GAMMA2_076[3:0]	DGC_GAMMA2_080[3:0]	-
60		R/W	DGC_GAMMA2_084[3:0]	DGC_GAMMA2_088[3:0]	-
61		R/W	DGC_GAMMA2_092[3:0]	DGC_GAMMA2_096[3:0]	-
62		R/W	DGC_GAMMA2_100[3:0]	DGC_GAMMA2_104[3:0]	-
63		R/W	DGC_GAMMA2_108[3:0]	DGC_GAMMA2_112[3:0]	-
64		R/W	DGC_GAMMA2_116[3:0]	DGC_GAMMA2_120[3:0]	-
65		R/W	DGC_GAMMA2_124[3:0]	DGC_GAMMA2_128[3:0]	-
66		R/W	DGC_GAMMA2_132[3:0]	DGC_GAMMA2_136[3:0]	-
67		R/W	DGC_GAMMA2_140[3:0]	DGC_GAMMA2_144[3:0]	-



68		R/W	DGC_GAMMA2_148[3:0]		DGC_GAMMA2_152[3:0]				-	
69		R/W	DGC_GAMMA2_156[3:0]		DGC_GAMMA2_160[3:0]				-	
6A		R/W	DGC_GAMMA2_164[3:0]		DGC_GAMMA2_168[3:0]				-	
6B		R/W	DGC_GAMMA2_172[3:0]		DGC_GAMMA2_176[3:0]				-	
6C		R/W	DGC_GAMMA2_180[3:0]		DGC_GAMMA2_184[3:0]				-	
6D		R/W	DGC_GAMMA2_188[3:0]		DGC_GAMMA2_192[3:0]				-	
6E		R/W	DGC_GAMMA2_196[3:0]		DGC_GAMMA2_200[3:0]				-	
6F		R/W	DGC_GAMMA2_204[3:0]		DGC_GAMMA2_208[3:0]				-	
70		R/W	DGC_GAMMA2_212[3:0]		DGC_GAMMA2_216[3:0]				-	
71		R/W	DGC_GAMMA2_220[3:0]		DGC_GAMMA2_224[3:0]				-	
72		R/W	DGC_GAMMA2_228[3:0]		DGC_GAMMA2_232[3:0]				-	
73		R/W	DGC_GAMMA2_236[3:0]		DGC_GAMMA2_240[3:0]				-	
74		R/W	DGC_GAMMA2_244[3:0]		DGC_GAMMA2_248[3:0]				-	
75		R/W	DGC_GAMMA2_252[3:0]		DGC_GAMMA2_253[3:0]				-	
76		R/W	DGC_GAMMA2_254[3:0]		DGC_GAMMA2_255[3:0]				-	
77		R/W				DGC_GAMMA2_OFF SET_MAG[1:0]	DGC_GAMMA2_DE LTA_MAG[1:0]			-
98		PWM_CTRL	R/W	-	-	LEDO N_EN	LEDON_P OL	VCSW_ VOL	LEDPW_ M_POL	LED_VO L
99	R/W		-	-	PWM _SYN C2VS	PWM_OFFSET[4:0]				00
9A	R/W		SEL_CLK_DIV[7:0]							01
9B	R/W		N_VAL[7:0]							06
9C	R/W		PWM_FRAC[7:0]							80
A0	BC_DIM_FT _CTRL	R/W	-	DEC_STP_FT[2:0]		-	INC_STP_FT[2:0]		33	
A1		R/W	DEC_FPS_FT[3:0]			INC_FPS_FT[3:0]			11	

TABLE 2.5: JADARD PAGE 3 COMMAND LIST



2.6. Jadard page 4 command

Index	Operation	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default
	Code										(Hex)
00	POWER_OPT	R/W	-	PDS[30:24]							02
01		R/W	PDS[23:16]							18	
02		R/W	PDS[15:8]							23	
03		R/W	PDS[7:0]							8E	
06	GAS_CTRL	R/W	-	GAS_DB S_CLR	GAS_IN_ DBS_EN	GAS_OU T_DBS_E N	GAS_VC OM_EN	GAS_DB S_VEN	GAS_D BS_GE N	GAS_DBS_SEN	77
07		R/W	GAS_DBS_LTH[7:0]							18	
08		R	GAS_SLP IN_EN	GAS_RE_ SLPOUT	GAS_RE_ SLPOUT_ OTP_REL OAD	GAS_PO R_OPT	GAS_PO R_MASK	GAS_BLK_NUM[2:0]			0A
09	SETRGBCYC2	R/W	-	SDPRD UM	SDDUM[1:0]		SDSW[1:0]	SDPORCH[1:0]			10
0C	SETSTBA2	R/W	-	-	VTEST[5:0]						00
0D		R/W	-	SDS[22:16]							06
0E		R/W	SDS[15:8]							6A	
0F		R/W	SDS[7:0]							85	
1E	SET_OSCD	R/W	-	-	OSCD_ EN	OSCD_BI AS_EN	-	OSCD_ADJ[2:0]			03
1F		R/W	OSCD_O FFSET_S S	-	-	OSCD_ SS_EN	OSCD_SS_F[2:0]		OSCD_SS_R		09
29	SETMIPI1	R/W	-	TX_LDO_SEL[2:0]			PHY_V DC0_D3	RX_LDO_SEL[2:0]			33
35	SETMIPI4	R/W	-	DSI_CTL7[6:0]							0A
36	SETMIPI5	R/W	-	DSI_CTL8[6:0]							11
37		R/W	DSI_CTL9[7:0]							00	



97	REG_CHKSUM	R/W	-	-	SLPIN_RST_EN	CHKSU_M_OFF	-	CHKSUM_SEL[2:0]		12	
98	SET_INH_CHKSUM	R/W	-	-	-	SLPIN_RESET_EN	INH_CHKSUM_OFF	INH_CHKSUM_SEL[2:0]		1A	
99	SET_GPO	R/W	-	GPO0_REV	GPO0_OE	GPO0_SEL[4:0]			21		
9A		R/W	-	GPO1_REV	GPO1_OE	GPO1_SEL[4:0]			26		
9B		R/W	-	GPO2_REV	GPO2_OE	GPO2_SEL[4:0]			25		
9C		R/W	-	GPO3_REV	GPO3_OE	GPO3_SEL[4:0]			00		
9D		R/W	-	GPO4_REV	GPO4_OE	GPO4_SEL[4:0]			00		
9E		R/W	VCSW1_OE	GPO5_REV	GPO5_OE	GPO5_SEL[4:0]			80		
9F		R/W	VCSW2_OE	GPO6_REV	GPO6_OE	GPO6_SEL[4:0]			80		
A0		R/W	-	INTERNAL_SEL2[2:0]			-	INTERNAL_SEL1[2:0]		00	
A3	STD_SEL	R/W	-	RX0F_DCS_B0_MIX	RX0F_B0_SEL	-	RX0A_B2_MIX	RX0A_B0_MIX	CMPR_MIX_EN[1:0]	00	
A4	RX0A_OTP	R/W	-	-	DSI_F8F9_EN	DISPON_SEL	-	-	-	RX0A_EN	00
A5		R/W	RX0A[7:0]							00	
A6	DSI_SMRP	R/W	-	-	-	-	-	-	-	DSI_SMRP_TYPE	00
A7		R/W	DSI_SMRP[15:8]							00	
A8		R/W	DSI_SMRP[7:0]							01	

TABLE 2.6: JADARD PAGE 4 COMMAND LIST



2.7. All page command description

2.7.1. SET\_PAGE(ALL Page-RE0h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RE0h	R/W	-	-	-	-	-	PAGE[2:0]			
Description	This command is used to change page. <b>PAGE[2:0]:</b> Register page select.									
Restriction	-									

JADARD confidential

**2.7.2. SET\_PASSWORD(ALL Page-RE1h~RE3h)**

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	R/W	1	0	1	1	1	1	1	1	BF
RE1h	R/W	PASSWD1[7:0]								
RE2h	R/W	PASSWD2[7:0]								
RE3h	R/W	PASSWD3[7:0]								
Description	<p>This command is used to set password to access inhouse register.</p> <p>When {PASSED1, PASSWD2, PASSWD3}=</p> <p>{93h, 65, F8} =&gt; Enable STD CMD and all in-house registers</p> <p>{5Ah, A5h, FFh} =&gt; Enable STD CMD and Page0~3 registers</p> <p>{09h, B1h, 7Fh} =&gt; Enable ESD protection machine, no comamnd access permission</p> <p>{69h, 96h, 55h} =&gt; Exist ESD protection machine, only STD CMD can access.</p> <p>Others =&gt; Enable STD CMD only (Default)</p>									
Restriction	-									

JADARD Confidential



2.7.3. AUTO\_DISP\_SETTING(ALL Page -RE4h~RE5h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																										
RE4h	R/W	-	-	-	-	GON	DTE	DISP[1:0]																																												
RE5h	R/W	-	-	DISP_SW_OPT[1:0]		-	BLK_DISABLE	BLK_MODE[1:0]																																												
Description	<p>This command is used to set display sequence Related Setting.</p> <p><b>DISP[1:0]:</b> Source output setting.</p> <table border="1"> <thead> <tr> <th>DISP1</th> <th>DISP0</th> <th>Internal Display Operations</th> <th>Source Output</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Halt</td> <td>VSSD</td> </tr> <tr> <td>0</td> <td>1</td> <td>Inhibit</td> <td>Inhibit</td> </tr> <tr> <td>1</td> <td>0</td> <td>Operate</td> <td>V255</td> </tr> <tr> <td>1</td> <td>1</td> <td>Operate</td> <td>Display</td> </tr> </tbody> </table> <p><b>DTE, GON:</b> Gate / SD output setting.</p> <table border="1"> <thead> <tr> <th>GON</th> <th>Gate Output</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>VGL</td> </tr> <tr> <td>1</td> <td>VGH/VGL</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>DTE</th> <th>SD Output</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Off (Hi-Z)</td> </tr> <tr> <td>1</td> <td>ON</td> </tr> </tbody> </table> <p><b>BLK_DISABLE:</b> When this bit is 1, no blanking frame is displayed after SLPIN/SLPOUT. When this bit is 0, 2 blanking frame are displayed after SLPIN/SLPOUT.</p> <p><b>BLK_MODE[1:0]:</b> When BLK_DISABLE=0,</p> <table border="1"> <thead> <tr> <th>BLK_MODE [1:0]</th> <th>Blank mode</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Turn off blanking after 2 blanking frame</td> </tr> <tr> <td>01</td> <td>Keep blanking after 2 blanking frames</td> </tr> <tr> <td>10</td> <td>Inhibit</td> </tr> <tr> <td>11</td> <td>Inhibit</td> </tr> </tbody> </table> <p><b>DISP_SW_OPT[1:0]:</b> Define status of DISP[1:0] after SW reset command received.</p>										DISP1	DISP0	Internal Display Operations	Source Output	0	0	Halt	VSSD	0	1	Inhibit	Inhibit	1	0	Operate	V255	1	1	Operate	Display	GON	Gate Output	0	VGL	1	VGH/VGL	DTE	SD Output	0	Off (Hi-Z)	1	ON	BLK_MODE [1:0]	Blank mode	00	Turn off blanking after 2 blanking frame	01	Keep blanking after 2 blanking frames	10	Inhibit	11	Inhibit
	DISP1	DISP0	Internal Display Operations	Source Output																																																
0	0	Halt	VSSD																																																	
0	1	Inhibit	Inhibit																																																	
1	0	Operate	V255																																																	
1	1	Operate	Display																																																	
GON	Gate Output																																																			
0	VGL																																																			
1	VGH/VGL																																																			
DTE	SD Output																																																			
0	Off (Hi-Z)																																																			
1	ON																																																			
BLK_MODE [1:0]	Blank mode																																																			
00	Turn off blanking after 2 blanking frame																																																			
01	Keep blanking after 2 blanking frames																																																			
10	Inhibit																																																			
11	Inhibit																																																			
Restriction	-																																																			



2.7.4. SET\_WD: Setup watch dog (ALL Page -RE6h~RE8h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																											
RE6h	R/W	-				-	-	WD_MODE[1:0]																													
RE7h	R/W	-	-	-	WD_off	WD_Timer[3:0]																															
RE8h	R/W	-	-	-	-	-	-	WD_FMS	WD_FBLK																												
Description	<p><b>WD_MODE[1:0]:</b> Watch dog mode select.</p> <table border="1"> <thead> <tr> <th>WD_MODE[1:0]</th> <th>WD Alarm start</th> <th>WD Alarm stop</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>Inhibit</td> <td>Inhibit</td> </tr> <tr> <td>0 1</td> <td>Inhibit</td> <td>Inhibit</td> </tr> <tr> <td>1 0</td> <td>Display off</td> <td>Display on</td> </tr> <tr> <td>1 1</td> <td>Inhibit</td> <td>Inhibit</td> </tr> </tbody> </table> <p><b>WD_off:</b> Bit=1, disable watch dog function.</p> <p><b>WD_Timer[3:0]:</b> Set watch dog timer. When external HSYNC stop, watch dog timer start to count. Send alarm signal to watch dog if timer counting value is the same as WD_Timer[3:0] setting. When HSYNC resume, alarm signal is stoped.</p> <table border="1"> <thead> <tr> <th>WD_Timer[3:0]</th> <th>Time to alarm</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>0 x 512osc(Inhibit)</td> </tr> <tr> <td>0x01</td> <td>1 x 512osc</td> </tr> <tr> <td>:</td> <td>:</td> </tr> <tr> <td>0x0E</td> <td>14 x 512osc</td> </tr> <tr> <td>0x0F</td> <td>15 x 512osc</td> </tr> </tbody> </table> <p><b>WD_FMS:</b> Force Mode Switch when WDT occurs(not release)</p> <p><b>WD_FBLK:</b> Force Blanking when WDT or Hwreset occurs(not release)</p>										WD_MODE[1:0]	WD Alarm start	WD Alarm stop	0 0	Inhibit	Inhibit	0 1	Inhibit	Inhibit	1 0	Display off	Display on	1 1	Inhibit	Inhibit	WD_Timer[3:0]	Time to alarm	0x00	0 x 512osc(Inhibit)	0x01	1 x 512osc	:	:	0x0E	14 x 512osc	0x0F	15 x 512osc
	WD_MODE[1:0]	WD Alarm start	WD Alarm stop																																		
	0 0	Inhibit	Inhibit																																		
	0 1	Inhibit	Inhibit																																		
	1 0	Display off	Display on																																		
	1 1	Inhibit	Inhibit																																		
	WD_Timer[3:0]	Time to alarm																																			
	0x00	0 x 512osc(Inhibit)																																			
	0x01	1 x 512osc																																			
	:	:																																			
0x0E	14 x 512osc																																				
0x0F	15 x 512osc																																				
Restriction	-																																				



2.7.5. OTP PROG: OTP Program (ALL Page -RE9h~REFh)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RE9h	R/W	OTP_MASK[7:0]								
REAh	R/W	-	-	-	-	-	OTP_INDEX[10:8]			
REBh	R/W	OTP_INDEX[7:0]								
RECh	R/W	-	-	-	OTP_READ_SINGLE	OTP_WRITE_SINGLE	OTP_LOAD_DISABLE	OTP_INT_VPP	OTP_AUTO_PROG	
REDh	R	OTP_RDATA[7:0]								
REEh	R/W	OTP_WDATA[7:0]								
REFh	R/W	OTP_PROG	OTP_PP_SEL	OTP_PCE	OTP_PWE	-	-	OTP_PTM[1:0]		
Description	<p><b>OTP_MASK[7:0]:</b> Bit programming mask, if 1, means this bit can't be programmed.</p> <p><b>OTP_INDEX[10:0] :</b> Set index of OTP table for programming.</p> <p><b>OTP_WRITE_READ_SINGLE:</b> Read 1 byte OTP value.            0: Disable.            1: Enable.            EX: set INDEX[9:0], READ_SINGLE=1 and AUTO_PROG=1, then read OTP_RDATA[7:0]</p> <p><b>OTP_WRITE_PROG_SINGLE:</b> For 1 byte OTP programming only.(Not release to customer)            0: Disable.            1: Enable.            EX: set MASK[7:0], INDEX[9:0], WDATA[7:0] and WRITE_SINGLE=1 first then set AUTO_PROG=1, the WDATA will write to INDEX.</p> <p><b>OTP_LOAD_DISABLE:</b> Auto reload OTP value.            0: Enable auto reload OTP value after SLPOUT command send.            1: Disable auto reload OTP value after SLPOUT command send.</p> <p><b>OTP_INT_VPP:</b> Select VPP voltage from external or internal.            0: VPP voltage from external power supply.            1: VPP voltage from internal power supply (VGH).</p> <p><b>OTP_AUTO_PROG:</b> When set to 1, the register content of OTP index is programmed.</p> <p><b>OTP_RDATA [7:0]:</b> Read back the OTP index data. (Not release to customer)</p> <p>Following description is for OTP manual mode. (Not release to customer)</p> <p><b>OTP_WDATA:</b> Set OTP data for programming when OTP_PROG_SINGLE=1.</p>									



**OTP\_PPORG:** Program mode enable. 0:disable, 1:enable.

**OTP\_VPP\_SEL:** When written to 1, VPP voltage is fed to OTP.

**OTP\_POR:** Pin for read operation

**OTP\_PWE:** Define program cycle. 1: means OTP is able to be programmed.

**OTP\_PTM[1:0]:** Test mode.

#### *Operating Mode Truth Table*

User Mode		PTM[1]	PTM[0]	PPROG	PWE	POR
Stand-by		L	L	L	L	L
Read Access		L	L	L	L	H
Program (PGM)	Entry	L	L	H	L	L
	Access	L	L	H	H	L
Test Mode						
Margin-1 Read Mode		H	L	L	L	H
Margin-2 Read Mode		H	H	L	L	H
IPP Mode		L	H	H	H	L

#### **Notes**

- H stands for logic High level. L stands for logic Low level.
- PTM[1] = H and PTM[0] = L is for Margin-1 Read Mode. Margin-1 Read Mode provides a critical read condition to filter out "weak programmed" bits during CP1 sort in the testing flow. **To cover all worse corners, customer should implement Margin-1 Read Mode during testing.**
- PTM[1] = H and PTM[0] = H is for Margin-2 Read Mode. Margin-2 Read Mode setup another critical read condition to filter out "weak retention" bits during CP2 sort in the testing flow.
- PTM[1] = L and PTM[0] = H is for IPP Mode. IPP Mode is implemented for bit cell current measurement. **Customer should design in IPP mode, which allow to measure OTP cell current. It's for debug purpose in case of malfunction happen in merged product.**

Restriction

-

JADARD



**2.7.6. SELF\_DIAG(ALL Page -RF0h)**

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RF0h	R	regloa d_dete c	func_d etec	attach _detec	gbreak _detec	-	-	-	-	HEX
Description	This command is used to for up debug									
Restriction	-									

**2.7.7. SPI\_CMD: Set SPI command index (ALL Page -RF1h)**

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RF1h	R/W	SPI_CMD_INDEX[7:0]								
Description	This command is used to set SPI command index. <b>SPI_CMD_INDEX[7:0]:</b> SET SPI READ Command Address for Jadard Command.									
Restriction	-									

**2.7.8. SPI\_READ(ALL Page -RF2h)**

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	R/W	1	1	1	1	0	0	1	0	F2
Parameter 1	R	SPI_CMD_DATA1[7:0]								
:	:	:								
Parameter n	R	SPI_CMD_DATA <sub>n</sub> [7:0]								
Description	This command is used to get SPI command data. <b>SPI_CMD_DATA[7:0]:</b> GET SPI READ Command data for Jadard Command.									
Restriction	-									



2.7.9. DSI\_RESERVED:DSI Reserved (ALL Page -RF7h~RF9h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RF7h	R/W	DSI_RES1[7:0]								
RF8h	R/W	DSI_RES2[7:0]								
RF9h	R/W	DSI_RES3[7:0]								
Description	<p>RF7h comamnd: Continuous write/read function used.</p> <p>RF8h comamnd: While DDIC received RF7h comamnd, DDIC will excute SLPIN + DISPLAY OFF seqqnce automaticaly.</p> <p>RF9h comamnd: While DDIC received RF8h comamnd, DDIC will excute SLPOUT + DISPLAY ON sequence automaticaly.</p> <p>Both RF7h and RF8h are vaild under page1_R89h[7](ECO0[7])=1.</p> <p>ECO0[7]:0:disable dsi F8/F9 command. (Default)</p> <p>1:enable dsi F8/F9 command.</p>									
Restriction	-									

JADARD CONFIDENTIAL



2.8. Jadard page 0 command description

2.8.1. RDCUSTMID: Read Customer ID (Page0-R1Bh)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R1Bh	R	CUSTM1[7:0]								
	R	CUSTM2[7:0]								
	R	CUSTM3[7:0]								
	R	CUSTM4[7:0]								
	R	CUSTM5[7:0]								
	R	CUSTM6[7:0]								
	R	CUSTM7[7:0]								
	R	CUSTM7[7:0]								
Description	<p>This command is used to read customer ID.  Read the value of page1_RA7h to RAEh  CUSTM1[7:0] mapping to Page1_RA7h  CUSTM2[7:0] mapping to Page1_RA8h  CUSTM3[7:0] mapping to Page1_RA9h  CUSTM4[7:0] mapping to Page1_RAAh  CUSTM5[7:0] mapping to Page1_RABh  CUSTM6[7:0] mapping to Page1_RACH  CUSTM7[7:0] mapping to Page1_RADh  CUSTM8[7:0] mapping to Page1_RAEh</p>									
Restriction	-									

JADARD Confidential



2.8.2. SEQUENCE CTRL: Power on sequence control (Page0-R70h~R76h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R70h	R/W	X	DC0H[2:0]			X	DC1H[2:0]			
R71h	R/W	X	DC2H[2:0]			X	DC3H[2:0]			
R72h	R/W	X	X	X	X	X	DC7H[2:0]			
R73h	R/W	DC0L	DC1L	DC2L	DC3L	DC4L	DC5L	DC6L	DC7L	
R74h	R/W	T0P[1:0]		T1P[1:0]		T8P[1:0]		X	X	
R75h	R/W	X	SOFT0H[2:0]			X	SOFT0L[2:0]			
R76h	R/W	X	X	X	X	X	X	X	POW_ON_STATE	

Description	This command is used to set power on sequence Related Setting.																																						
	<b>DC0H[2:0]:</b> Select the AVDD power on timing(P1~P8).																																						
	<b>DC1H[2:0]:</b> Select the VCL power on timing(P1~P8).																																						
	<b>DC2H[2:0]:</b> Select the AVEE power on timing(P1~P8).																																						
	<b>DC3H[2:0]:</b> Select the VGL power on timing(P1~P8).																																						
	<b>DC4H[2:0]:</b> Fix the VGH power on timing at P5.																																						
	<b>DC5H[2:0]:</b> Fix the Gamma reference voltage power on timing at P6.																																						
	<b>DC6H[2:0]:</b> Fix the VCOM power on timing at P7.																																						
	<b>DC7H[2:0]:</b> Option.																																						
	<table border="1"> <thead> <tr> <th colspan="3">Power-on Sequence option</th> </tr> <tr> <th>DCxH[2:0]</th> <th>Go High</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>P1</td> <td>DC0H default</td> </tr> <tr> <td>1</td> <td>P2</td> <td>DC1H default</td> </tr> <tr> <td>2</td> <td>P3</td> <td>DC2H default</td> </tr> <tr> <td>3</td> <td>P4</td> <td>DC3H default</td> </tr> <tr> <td>4</td> <td>P5</td> <td>DC4H fixed</td> </tr> <tr> <td>5</td> <td>P6</td> <td>DC5H fixed</td> </tr> <tr> <td>6</td> <td>P7</td> <td>DC6H fixed / DC7H default</td> </tr> <tr> <td>7</td> <td>P8</td> <td></td> </tr> </tbody> </table>										Power-on Sequence option			DCxH[2:0]	Go High		0	P1	DC0H default	1	P2	DC1H default	2	P3	DC2H default	3	P4	DC3H default	4	P5	DC4H fixed	5	P6	DC5H fixed	6	P7	DC6H fixed / DC7H default	7	P8
Power-on Sequence option																																							
DCxH[2:0]	Go High																																						
0	P1	DC0H default																																					
1	P2	DC1H default																																					
2	P3	DC2H default																																					
3	P4	DC3H default																																					
4	P5	DC4H fixed																																					
5	P6	DC5H fixed																																					
6	P7	DC6H fixed / DC7H default																																					
7	P8																																						
<b>DC0L:</b> Select the AVDD power off timing(P10~P11).																																							
<b>DC1L:</b> Select the VCL power off timing(P10~P11)																																							
<b>DC2L:</b> Select the AVEE/VDDN power off timing(P10~P11)																																							
<b>DC3L:</b> Select the VGL power off timing(P10~P11)																																							
<b>DC4L:</b> Select the VGH power off timing(P10~P11)																																							
<b>DC5L:</b> Select the Gamma reference voltage power off timing(P10~P11)																																							
<b>DC6L:</b> Select the VCOM power off timing(P10~P11)																																							



**DC7L:** Option

Power-off Sequence option		
DCxL	Go Low	
0	P10	DC1-3L,DC5-7L default
1	P11	DC0/4L default

**TP0[1:0]:** Slecet the period time for T0.

**TP1[1:0]:** Slecet the period time for T1.

**TP8[1:0]:** Slecet the period time for T8.

Power-on Period option		
TxP[1:0]	Period	
0	0.1ms	
1	3ms	T0 / T8 default
2	6ms	T1 default
3	10ms	

**SOFT0H[2:0]:** Select the AVDD soft pump start timing(P0~P7).

Soft Start Option		
SOFTxH[2:0]	Go High	
0	P0	SOFT0H default
1	P1	
2	P2	
3	P3	
4	P4	
5	P5	
6	P6	
7	P7	

**SOFT0L[2:0]:** Select the AVDD soft pump stop timing(P1~P8).


Soft End Option		
SOFTxL[2:0]	Go Low	
0	P1	
1	P2	
2	P3	
3	P4	
4	P5	
5	P6	




6	P7	SOFT0L default
7	P8	

**POW\_ON\_STATE:** All power ready when this bit is high.

• Power-on Sequence Flow



• Power-off Sequence Flow



Restriction

-

**2.8.3. SET ID: SETID(OTP\*5) (Page0-R77h~R7Ch)**


CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R77h	R	X	X	X	X	X	X	X	X	
R78h	R/W	ID1[7:0]								
R79h	R/W	ID2[7:0]								
R7Ah	R/W	ID3[7:0]								
R7Bh	R/W	ID4[7:0]								
R7Ch	R	X	X	X	X	X	ID_OTP_TIMES[2:0]			
Description	<p><b>ID1[7:0]:</b> This is used to set ID1 and read value from DAh.</p> <p><b>ID2[7:0]:</b> This is used to set ID2 and read value from DBh.</p> <p><b>ID3[7:0]:</b> This is used to set ID3 and read value from DCh.</p> <p><b>ID4[7:0]:</b> This is used to set ID4.</p> <p><b>ID_OTP_TIMES [2:0]:</b> Read the OTP program times of ID. (Not release to customer)</p> <p>0: No valid SETID in OTP, use register default value.</p> <p>1: SETID is programmed once in OTP. Reload 1st valid one.</p> <p>5: SETID is programmed 5 times in OTP. Reload 5th valid one.</p>									
Restriction	-									

JADARD CONFIDENTIAL



2.8.4. SETDSISETUP: Set DSI Setup (Page0-R80h~R82h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																
R80h	R/W	X	DSI_INIT0[6:0]																																							
R81h	R/W	DSI_INIT1[7:0]																																								
R82h	R/W	DSI_INIT2[7:0]																																								
Description	<p>This command is used to set DSI Related Setting.</p> <p><b>//DSI_INIT0</b></p> <p><b>//DSI_INIT0[1:0]:</b> Lane Num.</p> <table border="1"> <tr><td>2'b00</td><td>1 lane</td></tr> <tr><td>2'b01</td><td>2 lane</td></tr> <tr><td>2'b10</td><td>3 lane</td></tr> <tr><td>2'b11</td><td>4 lane</td></tr> </table> <p><b>DSI_INIT0[3:2]:</b> VC_ID, virtual channel identifier of RX.Default is 2'b00.</p> <p><b>DSI_INIT0[4]:</b> EoT_pkt_en.</p> <p>0: Rx doesn't care the EOT packet (default)(protocol_error disable),</p> <p>1: Rx must receive the EOT packet before entering the stop state</p> <p><b>DSI_INIT0[5]:</b> ERR_rpt_en.</p> <p>0: disable the all error detector</p> <p>1: enable (default)</p> <p><b>//DSI_INIT1</b></p> <p><b>DSI_INIT1[1:0]:</b> TX_s_wait. <math>T_{TA\_SURE} + T_{TA\_GET}</math> (spec. definition:min is <math>6 T_{LPX}</math>, max is <math>7 T_{LPX}</math>.)</p> <p>Note:<math>T_{TA\_SURE}</math> time is fixed by <math>osc\_on\_time+OSC\_div\_setup\_time</math> , the TX_s_wait only affect the <math>T_{TA\_GET}</math> time</p> <table border="1"> <tr><td>2'b00</td><td><math>7T_{LPX}</math></td></tr> <tr><td>2'b01</td><td><math>8T_{LPX}</math></td></tr> <tr><td>2'b10</td><td><math>9T_{LPX}</math></td></tr> <tr><td>2'b11</td><td><math>12T_{LPX}</math></td></tr> </table> <p><b>DSI_INIT1[4:2]:</b> TX_e_wait. <math>T_{TA\_GO}</math> (spec. definition: <math>4 T_{LPX}</math>.)</p> <table border="1"> <tr><td>3'b000</td><td><math>1T_{LPX}</math></td></tr> <tr><td>3'b001</td><td><math>2T_{LPX}</math></td></tr> <tr><td>3'b010</td><td><math>3T_{LPX}</math></td></tr> <tr><td>3'b011</td><td><math>4T_{LPX}</math></td></tr> <tr><td>3'b100</td><td><math>5T_{LPX}</math></td></tr> <tr><td>3'b101</td><td><math>6T_{LPX}</math></td></tr> <tr><td>3'b110</td><td><math>7T_{LPX}</math></td></tr> <tr><td>3'b111</td><td><math>8T_{LPX}</math></td></tr> </table>										2'b00	1 lane	2'b01	2 lane	2'b10	3 lane	2'b11	4 lane	2'b00	$7T_{LPX}$	2'b01	$8T_{LPX}$	2'b10	$9T_{LPX}$	2'b11	$12T_{LPX}$	3'b000	$1T_{LPX}$	3'b001	$2T_{LPX}$	3'b010	$3T_{LPX}$	3'b011	$4T_{LPX}$	3'b100	$5T_{LPX}$	3'b101	$6T_{LPX}$	3'b110	$7T_{LPX}$	3'b111	$8T_{LPX}$
	2'b00	1 lane																																								
2'b01	2 lane																																									
2'b10	3 lane																																									
2'b11	4 lane																																									
2'b00	$7T_{LPX}$																																									
2'b01	$8T_{LPX}$																																									
2'b10	$9T_{LPX}$																																									
2'b11	$12T_{LPX}$																																									
3'b000	$1T_{LPX}$																																									
3'b001	$2T_{LPX}$																																									
3'b010	$3T_{LPX}$																																									
3'b011	$4T_{LPX}$																																									
3'b100	$5T_{LPX}$																																									
3'b101	$6T_{LPX}$																																									
3'b110	$7T_{LPX}$																																									
3'b111	$8T_{LPX}$																																									



**DSI\_INIT1 [6:5]: TX\_OSC\_DIV[1:0].**

2'b00	OSCM_CLK_DIV2
2'b01	OSCM_CLK_DIV3
2'b10	OSCM_CLK_DIV4
2'b11	OSCM_CLK

**DSI\_INIT1[7]: CD\_disable.**

**0:** Enable contention detector flag(default).

**1:** disable

**//DSI\_INIT2**

**DSI\_INIT2[0]: RST\_trigger\_EN.**

**0:** Disable the reset function of the escape entry code.

**1:** Enable(Whole chip level), function as SW\_RST. (default)

**DSI\_INIT2[1]: ECC\_dis.**

**1:** Ignore the ECC error and don't replace the received data with relative ECC (default),

**0:** normal function

**DSI\_INIT2[2]: CRC\_chk\_en.**

**0:** Don't report the CRC error.


**1:** Report the CRC error. (default)

Restriction -



2.8.5. SETDSISETUP: Set DSI Setup2 (Page0-R83h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																			
R83h	R/W	X	DSI_INIT3[6:0]																																																																																																										
Description	<p>This command is used to set DSI Related Setting.</p> <p><b>//DSI_INIT3</b></p> <p><b>DSI_INIT3[2:0]:</b> DSWAP[2:0].</p> <p>Below tabl show the mapping while PN is not swap.</p> <table border="1"> <thead> <tr> <th>DSWAP [2:0]</th> <th>HS_ D0N</th> <th>HS_ D0P</th> <th>HS_ D1N</th> <th>HS_ D1P</th> <th>HS_ CN</th> <th>HS_ CP</th> <th>HS_ D2N</th> <th>HS_ D2P</th> <th>HS_ D3N</th> <th>HS_ D3P</th> </tr> </thead> <tbody> <tr> <td>3'b000</td> <td>D2-</td> <td>D2+</td> <td>D1-</td> <td>D1+</td> <td>CLK-</td> <td>CLK+</td> <td>D0-</td> <td>D0+</td> <td>D3-</td> <td>D3+</td> </tr> <tr> <td>3'b001</td> <td>D2-</td> <td>D2+</td> <td>D0-</td> <td>D0+</td> <td>CLK-</td> <td>CLK+</td> <td>D1-</td> <td>D1+</td> <td>D3-</td> <td>D3+</td> </tr> <tr> <td>3'b010</td> <td>D3-</td> <td>D3+</td> <td>D1-</td> <td>D1+</td> <td>CLK-</td> <td>CLK+</td> <td>D0-</td> <td>D0+</td> <td>D2-</td> <td>D2+</td> </tr> <tr> <td>3'b011</td> <td>D3-</td> <td>D3+</td> <td>D0-</td> <td>D0+</td> <td>CLK-</td> <td>CLK+</td> <td>D1-</td> <td>D1+</td> <td>D2-</td> <td>D2+</td> </tr> <tr> <td>3'b100</td> <td>D3-</td> <td>D3+</td> <td>D2-</td> <td>D2+</td> <td>CLK-</td> <td>CLK+</td> <td>D1-</td> <td>D1+</td> <td>D0-</td> <td>D0+</td> </tr> <tr> <td>3'b101</td> <td>D3-</td> <td>D3+</td> <td>D1-</td> <td>D1+</td> <td>CLK-</td> <td>CLK+</td> <td>D2-</td> <td>D2+</td> <td>D0-</td> <td>D0+</td> </tr> <tr> <td>3'b110</td> <td>D0-</td> <td>D0+</td> <td>D2-</td> <td>D2+</td> <td>CLK-</td> <td>CLK+</td> <td>D1-</td> <td>D1+</td> <td>D3-</td> <td>D3+</td> </tr> <tr> <td>3'b111</td> <td>D0-</td> <td>D0+</td> <td>D1-</td> <td>D1+</td> <td>CLK-</td> <td>CLK+</td> <td>D2-</td> <td>D2+</td> <td>D3-</td> <td>D3+</td> </tr> </tbody> </table> <p><b>DSI_INIT3 [3]:</b> PN_SWAPX.</p> <p><b>1:</b> PN no swap(default).</p> <p><b>0:</b> swap.</p>										DSWAP [2:0]	HS_ D0N	HS_ D0P	HS_ D1N	HS_ D1P	HS_ CN	HS_ CP	HS_ D2N	HS_ D2P	HS_ D3N	HS_ D3P	3'b000	D2-	D2+	D1-	D1+	CLK-	CLK+	D0-	D0+	D3-	D3+	3'b001	D2-	D2+	D0-	D0+	CLK-	CLK+	D1-	D1+	D3-	D3+	3'b010	D3-	D3+	D1-	D1+	CLK-	CLK+	D0-	D0+	D2-	D2+	3'b011	D3-	D3+	D0-	D0+	CLK-	CLK+	D1-	D1+	D2-	D2+	3'b100	D3-	D3+	D2-	D2+	CLK-	CLK+	D1-	D1+	D0-	D0+	3'b101	D3-	D3+	D1-	D1+	CLK-	CLK+	D2-	D2+	D0-	D0+	3'b110	D0-	D0+	D2-	D2+	CLK-	CLK+	D1-	D1+	D3-	D3+	3'b111	D0-	D0+	D1-	D1+	CLK-	CLK+	D2-	D2+	D3-	D3+
	DSWAP [2:0]	HS_ D0N	HS_ D0P	HS_ D1N	HS_ D1P	HS_ CN	HS_ CP	HS_ D2N	HS_ D2P	HS_ D3N	HS_ D3P																																																																																																		
	3'b000	D2-	D2+	D1-	D1+	CLK-	CLK+	D0-	D0+	D3-	D3+																																																																																																		
	3'b001	D2-	D2+	D0-	D0+	CLK-	CLK+	D1-	D1+	D3-	D3+																																																																																																		
	3'b010	D3-	D3+	D1-	D1+	CLK-	CLK+	D0-	D0+	D2-	D2+																																																																																																		
	3'b011	D3-	D3+	D0-	D0+	CLK-	CLK+	D1-	D1+	D2-	D2+																																																																																																		
	3'b100	D3-	D3+	D2-	D2+	CLK-	CLK+	D1-	D1+	D0-	D0+																																																																																																		
	3'b101	D3-	D3+	D1-	D1+	CLK-	CLK+	D2-	D2+	D0-	D0+																																																																																																		
	3'b110	D0-	D0+	D2-	D2+	CLK-	CLK+	D1-	D1+	D3-	D3+																																																																																																		
	3'b111	D0-	D0+	D1-	D1+	CLK-	CLK+	D2-	D2+	D3-	D3+																																																																																																		
Restriction	-																																																																																																												





2.8.6. UP\_START\_CTRL (Page0-R84h~R87h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																					
R84h	R/W	UP_KEY1[7:0]																													
R85h	R/W	UP_KEY2[7:0]																													
R86h	R/W	UP_START_EN[7:0]																													
R87h	R/W	PWR_KEY[7:0]																													
Description	<p><b>OTP_KEY1/KEY2[7:0]:</b> This command is used to enter or leave OTP program mode. Before OTP programming, setting OTP_KEY1=5Ah and OTP_KEY2=A5h first. Otherwise OTP programming will fail.</p> <table border="1"> <thead> <tr> <th>OTP_KEY1[7:0]</th> <th>OTP_KEY2[7:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0x5Ah</td> <td>0xA5h</td> <td>Enter OTP program mode</td> </tr> <tr> <td>0x00h</td> <td>0x00h</td> <td>Leave OTP program mode</td> </tr> </tbody> </table> <p>(Not release to customer)</p> <table border="1"> <thead> <tr> <th>OTP_KEY1[7:0]</th> <th>OTP_KEY2[7:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0x55h</td> <td>0xAAh</td> <td>Control OTP directly</td> </tr> <tr> <td>0xA7h</td> <td>0x7Eh</td> <td>Direct access to ROM</td> </tr> <tr> <td>0x3Fh</td> <td>0XE6h</td> <td>ROM BIST</td> </tr> </tbody> </table> <p><b>UP_START_EN[7:0]:</b> AFh= UP_DISABLE. (Not release to customer)  <b>PWR_KEY [7:0]:</b> AA to enable direct power sequence control. (Not release to customer)</p>										OTP_KEY1[7:0]	OTP_KEY2[7:0]	Description	0x5Ah	0xA5h	Enter OTP program mode	0x00h	0x00h	Leave OTP program mode	OTP_KEY1[7:0]	OTP_KEY2[7:0]	Description	0x55h	0xAAh	Control OTP directly	0xA7h	0x7Eh	Direct access to ROM	0x3Fh	0XE6h	ROM BIST
	OTP_KEY1[7:0]	OTP_KEY2[7:0]	Description																												
0x5Ah	0xA5h	Enter OTP program mode																													
0x00h	0x00h	Leave OTP program mode																													
OTP_KEY1[7:0]	OTP_KEY2[7:0]	Description																													
0x55h	0xAAh	Control OTP directly																													
0xA7h	0x7Eh	Direct access to ROM																													
0x3Fh	0XE6h	ROM BIST																													
Restriction	-																														



2.8.7. ALS: SET\_ALS (Page0-R88h~R8Bh)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R88h	R/W	ALS[31:24]								
R89h	R/W	ALS[23:16]								
R8Ah	R/W	ALS[15:08]								
R8Bh	R/W	ALS[07:00]								
Description	32bits ambient value (Unit: LUX) Use for "SLR Auto" mode. IEC 0x7									
Restriction	-									

JADARD confidential



2.8.8. RDCTMOTP: Read customer OTP value (Page0-RB1h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	R									
	R									
	R									
	R									
	R									
	R									
	R									
	R									
	R									
	R									
	R									
	R									
	R									
	R									
	R									
Description	Refer to page1_R95h~A5h, CTM_OTP description									
Restriction	-									

JADARD Confidential



2.9. Jadard page 1 command description

2.9.1. VCOM\_SET: Set VCOM Voltage (Page1-R00h~R02h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
R00h	R/W	X			VCOMS_BP	X		VCOM_S[9:8]			
R01h	R/W	VCOM_S[7:0]									
R02h	R/W	X				VCOM_OTP_TIMES[2:0]					

This command is used to set VCOM voltage and read OTP writing times for VCOM. The setting is valid by GIP is forward scan.

**VCOMS\_BP:** Select VCOM operation range.

**0:** The maximum of VCOM operation range is up to VCOM\_S[8:0].

**1:** The maximum of VCOM operation range is up to VCOM\_S[:0].

**VCOMS\_BP=0(default value),** VCOM operation range table as below:

**VCOM\_S[8:0]:** Set VCOM voltage while normal light on.

Description

VCOM_S[8:0]	Volatge (V)
000h	-0.3
001h	-0.31
002h	-0.32
003h	-0.33
004h	-0.34
:	-10mv/step
0x4E	1.77
:	-10mv/step
171h	-3.99
172h	-4
173h ~ 1FCh	Inhibit
0x1FD	VCOMR
0x1FE	AVSS
0x1FF	Hi-Z



**VCOMS\_BP=1**, VCOM operation range table as below:

**VCOM\_S[9:0]**: Set VCOM voltage while normal light on.

VCOM_S[9:0]	Volatge (V)
000h	Inhibit
000h ~ 04Ah	Inhibit
04Bh	1.8
04Ch	1.79
04Dh	1.78
04Eh	1.77
:	-10mv/step
163h	-1
164h	-1.01
~	-10mv/step
1F4h	-2.45
1F5h	-2.46
:	-10mv/step
28Eh	-3.99
28Fh	-4
290h ~ 3FCh	Inhibit
3FDh	VCOMR
3Feh	AVSS
3FFh	Hi-Z

**VCOM\_OTP\_TIMES[2:0]**: This register just can be written by up.

Due to VCOM is belonging to MTP, VCOM\_OTP\_TIMES[2:0] is used to record OTP being programmed times of VCOM.

Restriction -



2.9.2. VCOM\_R\_SET: Set VCOM Voltage when reverse scan (Page1-R03h~R05h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																														
R03h	R/W	X			VCOM_R_SEN	X		VCOM_R_S [9:8]																																
R04h	R/W	VCOM_R_S[7:0]																																						
R05h	R	X				VCOM_R_OTP_TIMES[2:0]																																		
Description	<p>This command is used to set VCOM voltage and read OTP writing times for VCOM. The setting is valid by GIP is backward scan.</p> <p><b>VCOMS_R_SEN</b>, Set VCOM setting source while GIP is backward scan.</p> <p><b>Under GIP is backward scan,</b></p> <p><b>0: VCOM setting is follow VCOM_S. (Default)</b></p> <p>1: VCOM setting is follow VCOM_R_S.</p> <p><b>VCOMS_BP(Page0_R00h[4])=0</b>, VCOM operation range table as below:</p> <p><b>VCOM_R_S[8:0]</b>: Set VCOM voltage while normal light on.</p> <table border="1" data-bbox="608 1048 1214 1787"> <thead> <tr> <th>VCOM_R_S[8:0]</th> <th>Volatge (V)</th> </tr> </thead> <tbody> <tr><td>000h</td><td>-0.3</td></tr> <tr><td>001h</td><td>-0.31</td></tr> <tr><td>002h</td><td>-0.32</td></tr> <tr><td>003h</td><td>-0.33</td></tr> <tr><td>004h</td><td>-0.34</td></tr> <tr><td>:</td><td>-10mv/step</td></tr> <tr><td>0x4E</td><td>1.77</td></tr> <tr><td>:</td><td>-10mv/step</td></tr> <tr><td>171h</td><td>-3.99</td></tr> <tr><td>172h</td><td>-4</td></tr> <tr><td>173h ~ 1FCh</td><td>Inhibit</td></tr> <tr><td>0x1FD</td><td>VCOMR</td></tr> <tr><td>0x1FE</td><td>AVSS</td></tr> <tr><td>0x1FF</td><td>Hi-Z</td></tr> </tbody> </table>										VCOM_R_S[8:0]	Volatge (V)	000h	-0.3	001h	-0.31	002h	-0.32	003h	-0.33	004h	-0.34	:	-10mv/step	0x4E	1.77	:	-10mv/step	171h	-3.99	172h	-4	173h ~ 1FCh	Inhibit	0x1FD	VCOMR	0x1FE	AVSS	0x1FF	Hi-Z
	VCOM_R_S[8:0]	Volatge (V)																																						
	000h	-0.3																																						
	001h	-0.31																																						
	002h	-0.32																																						
	003h	-0.33																																						
	004h	-0.34																																						
	:	-10mv/step																																						
	0x4E	1.77																																						
	:	-10mv/step																																						
171h	-3.99																																							
172h	-4																																							
173h ~ 1FCh	Inhibit																																							
0x1FD	VCOMR																																							
0x1FE	AVSS																																							
0x1FF	Hi-Z																																							



**VCOMS\_BP(Page0\_R00h[4])=1**, VCOM operation range table as below:

**VCOM\_S[9:0]**: Set VCOM voltage while normal light on.

VCOM_R_S[9:0]	Volatge (V)
000h	Inhibit
000h ~ 04Ah	Inhibit
04Bh	1.8
04Ch	1.79
04Dh	1.78
04Eh	1.77
:	-10mv/step
163h	-1
164h	-1.01
~	-10mv/step
1F4h	-2.45
1F5h	-2.46
:	-10mv/step
28Eh	-3.99
28Fh	-4
290h ~ 3FCh	Inhibit
3FDh	VCOMR
3Feh	AVSS
3FFh	Hi-Z

**VCOM\_R\_OTP\_TIMES[2:0]**: This register just can be written by up.

Due to VCOM is belonging to MTP, VCOM\_R\_OTP\_TIMES[2:0] is used to record OTP being programmed times of VCOM\_R.

Restriction -



2.9.3. PWRIC SET: External Power IC timing setting (Page1-R0Ah~R0Eh)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																												
R0Ah	R/W	X	X	JD_RELD	VCSW_SWAP	ENVREF_S[3:0]																																																																
R0Bh	R/W	PWRIC_SET[7:0]																																																																				
R0Ch	R/W	X	PWRIC_CLK1[2:0]		X	PWRIC_IDLE_CLK1[2:0]																																																																
R0Dh	R/W	HX_SOFT	PWRIC_CLK2[2:0]		PWRIC_HXCLK[3:0]																																																																	
R0Eh	R/W	HX_DT_AVDD	X	X	X	X	X	LED_PWR_S[1:0]																																																														
Description	<p>This command is used to set frequency of charge/pump of AVDD/AVEE for external Power IC.</p> <p><b>JD_RELD:</b> During blanking area, driver ic will re-send new pumping ratio to external power ic(JD5xxx), set this bit 1 to enable this function.</p> <p><b>VCSW_SWAP:</b> Swap VCSW1 and VCSW2 for power ic, set this bit 1 to enable this function.</p> <p><b>ENVREF_S[3:0]:</b> Set voltage level of VCSW1 to JD power IC. The register is valid at DCDCM[2:0]=001.</p> <table border="1"> <thead> <tr> <th>ENVREF_S[3:0]</th> <th>ENVREF(V)</th> <th>ENVREF_S[3:0]</th> <th>ENVREF(V)</th> </tr> </thead> <tbody> <tr><td>0h</td><td>1.55</td><td>7h</td><td>1.90</td></tr> <tr><td>1h</td><td>1.60</td><td>8h</td><td>1.95</td></tr> <tr><td>2h</td><td>1.65</td><td>9h</td><td>2.00</td></tr> <tr><td>3h</td><td>1.70</td><td>Ah</td><td>2.05</td></tr> <tr><td>4h</td><td>1.75</td><td>Bh</td><td>2.10</td></tr> <tr><td>5h</td><td>1.80</td><td>Ch</td><td>2.15</td></tr> <tr><td>6h</td><td>1.85</td><td>Other</td><td>Inhibit</td></tr> </tbody> </table> <p><b>PWRIC_SET[7:0]:</b> Set reference clock number to detect pumping ratio of JD power IC. The register is valid at DCDCM[2:0]=001.</p> <table border="1"> <thead> <tr> <th>PWRIC_SET[7:0]</th> <th>AVDD / AVEE Pumping ratio</th> </tr> </thead> <tbody> <tr><td>0 reference clocks</td><td>2 x</td></tr> <tr><td>9 reference clocks</td><td>3 x</td></tr> <tr><td>17 reference clocks</td><td>1.5 x</td></tr> </tbody> </table> <p><b>PWRIC_CLK1 [2:0]:</b> Set frequency of pumping clock to JD power IC at normal mode operation.</p> <p><b>PWRIC_IDLE_CLK1 [2:0]:</b> Set frequency of pumping clock to JD power IC at Idle mode operation.</p> <p>The registers are valid at DCDCM[2:0]=001.</p> <table border="1"> <thead> <tr> <th>PWRIC_CLK1[2:0]/ PWRIC_IDLE_CLK1[2:0]</th> <th>VCSW2</th> <th>PWRIC_CLK1[2:0]/ PWRIC_IDLE_CLK1[2:0]</th> <th>VCSW2</th> </tr> </thead> <tbody> <tr><td>0h</td><td>HSCLK / 16</td><td>4h</td><td>HSCLK</td></tr> <tr><td>1h</td><td>HSCLK / 8</td><td>5h</td><td>HSCLK x 2</td></tr> <tr><td>2h</td><td>HSCLK / 4</td><td>6h</td><td>HSCLK x 4</td></tr> <tr><td>3h</td><td>HSCLK / 2</td><td>7h</td><td>HSCLK x 8</td></tr> </tbody> </table>										ENVREF_S[3:0]	ENVREF(V)	ENVREF_S[3:0]	ENVREF(V)	0h	1.55	7h	1.90	1h	1.60	8h	1.95	2h	1.65	9h	2.00	3h	1.70	Ah	2.05	4h	1.75	Bh	2.10	5h	1.80	Ch	2.15	6h	1.85	Other	Inhibit	PWRIC_SET[7:0]	AVDD / AVEE Pumping ratio	0 reference clocks	2 x	9 reference clocks	3 x	17 reference clocks	1.5 x	PWRIC_CLK1[2:0]/ PWRIC_IDLE_CLK1[2:0]	VCSW2	PWRIC_CLK1[2:0]/ PWRIC_IDLE_CLK1[2:0]	VCSW2	0h	HSCLK / 16	4h	HSCLK	1h	HSCLK / 8	5h	HSCLK x 2	2h	HSCLK / 4	6h	HSCLK x 4	3h	HSCLK / 2	7h	HSCLK x 8
	ENVREF_S[3:0]	ENVREF(V)	ENVREF_S[3:0]	ENVREF(V)																																																																		
	0h	1.55	7h	1.90																																																																		
	1h	1.60	8h	1.95																																																																		
	2h	1.65	9h	2.00																																																																		
	3h	1.70	Ah	2.05																																																																		
	4h	1.75	Bh	2.10																																																																		
	5h	1.80	Ch	2.15																																																																		
	6h	1.85	Other	Inhibit																																																																		
	PWRIC_SET[7:0]	AVDD / AVEE Pumping ratio																																																																				
0 reference clocks	2 x																																																																					
9 reference clocks	3 x																																																																					
17 reference clocks	1.5 x																																																																					
PWRIC_CLK1[2:0]/ PWRIC_IDLE_CLK1[2:0]	VCSW2	PWRIC_CLK1[2:0]/ PWRIC_IDLE_CLK1[2:0]	VCSW2																																																																			
0h	HSCLK / 16	4h	HSCLK																																																																			
1h	HSCLK / 8	5h	HSCLK x 2																																																																			
2h	HSCLK / 4	6h	HSCLK x 4																																																																			
3h	HSCLK / 2	7h	HSCLK x 8																																																																			



**PWRIC\_CLK2 [2:0]:** Set frequency of reference clock.


The register is valid at DCDCM[2:0]=001.

PWRIC_CLK2[2:0]	VCSW2	PWRIC_CLK2[2:0]	VCSW2
0h	Fosc / 256	4h	Fosc / 16
1h	Fosc / 128	5h	Fosc / 8
2h	Fosc / 64	6h	Fosc / 4
3h	Fosc / 32	7h	Fosc / 4


Example:

PWRIC\_SET[7:0]=9, PWRIC\_CLK1[2:0]=4, PWRIC\_CLK2[2:0]=4

Change Pump ratio



Change charge/Pump frequency



**HX\_SOFT:** For HX5186 soft start function, set this bit 1 to enable this function.

**PWRIC\_HXCLK[3:0]:** Set frequency of pumping clock of HX5186 power IC, the register is valid at DCDCM[2:0]=011.

PWRIC_CLK1 [2:0]	Pumping ratio	PWRIC_CLK1 [2:0]	Pumping ratio
0h	Fosc / 8	8h	Fosc / 224
1h	Fosc / 16	9h	Fosc / 256
2h	Fosc / 32	Ah	Fosc / 288
3h	Fosc / 64	Bh	Fosc / 320
4h	Fosc / 96	Ch	Fosc / 352
5h	Fosc / 128	Dh	Fosc / 384
6h	Fosc / 160	Eh	Fosc / 416
7h	Fosc / 192	Fh	Fosc / 448

**HX\_DT\_AVDD:** For HX5186 PWRIC used.

**LED\_PWR\_S[1:0]:** Select LED\_ON pin function.

LED_PWR_S[1:0]	LED_ON frunction
0h	LEDON
1h	VCSW2
2h	DC[0]
3h	VCSW2

Restriction

-



2.9.4. GAMMA\_SET: Set Gama Reference Voltage(Page1-R17h~R1Ch)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R17h	R/W	X			VGMP_S[8]		X		VGSP_S[8]	
R18h	R/W	VGMP_S[7:0]								
R19h	R/W	VGSP_S[7:0]								
R1Ah	R/W				VGMN_S[8]		X		VGSN_S[8]	
R1Bh	R/W	VGMN_S[7:0]								
R1Ch	R/W	VGSN_S[7:0]								

This command is used to set positive / Negative reference voltage of Gamma.

**VGMP\_S [8:0]:** Set power source voltage of positive polarity.

VGMP_S [8:0]	VGMP (V)
0h	0 (GND)
:	Inhibit
27h	2.6
28h	2.6125
:	12.5mv/step
11Eh	5.6875
11Fh	5.7
Others	Inhibit

**VGSP\_S [8:0]:** Set reference voltage of positive polarity.

VGMP_S [8:0]	VGSP (V)
0h	0 (GND)
1h	0.3
2h	0.3125
:	12.5mv/step
110h	3.6875
111h	3.7
Others	Inhibit

Description

**VGMPN\_S [8:0]:** Set power source voltage of negative polarity.

VGMPN_S [8:0]	VGMPN (V)
0h	0 (GND)
:	Inhibit
27h	-2.6
28h	-2.6125
:	12.5mv/step
11Eh	-5.6875
11Fh	-5.7
Others	Inhibit

**VGSN\_S [8:0]:** Set reference voltage of negative polarity.

VGMPN_S [8:0]	VGSN (V)
0h	0 (GND)
1h	-0.3
2h	-0.3125
:	12.5mv/step



		110h	-3.6875	
		111h	-3.7	
		Others	Inhibit	
Restriction	-			

JADARD confidential



2.9.5. OTP\_SET(Page1-R1Dh~R1Eh)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																					
R1Dh	R/W	-	-	VPP_DT[1:0]		-	VPP_VGH_RT[2:0]		-	-																																					
R1Eh	R/W	-	VPP_VGH_S[6:0]						-	-																																					
Description	<p>This command is used to set internal OTP program related setting.</p> <p><b>VPP_DT[1:0]:</b> When INT_VPP=1 (ECh), internal OTP will program 2bit step by step until 1 byte program finished. VPP_DT[1:0] can define delay time between each cycle.</p> <table border="1"> <thead> <tr> <th>VPP_DT[2:0]</th> <th>Delaytime (ms)</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>0.25</td> </tr> <tr> <td>1h</td> <td>0.5</td> </tr> <tr> <td>2h</td> <td>1</td> </tr> <tr> <td>3h</td> <td>2</td> </tr> </tbody> </table> <p><b>VPP_VGH_RT[2:0]:</b> Set VGH DC/DC charge/pump ratio of internal OTP program.</p> <table border="1"> <thead> <tr> <th>VPP_VGH_RT[2:0]</th> <th>Charge pump Ratio</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>AVDD-VCL</td> </tr> <tr> <td>1</td> <td>2*AVDD</td> </tr> <tr> <td>2</td> <td>2*AVDD-VCL</td> </tr> <tr> <td>3</td> <td>2*AVDD-AVEE</td> </tr> <tr> <td>4</td> <td>3*AVDD-VCL</td> </tr> <tr> <td>5</td> <td>3*AVDD-AVEE</td> </tr> <tr> <td>6</td> <td>3*AVDD-AVEE-VCL</td> </tr> <tr> <td>7</td> <td>3*AVDD-2*AVEE</td> </tr> </tbody> </table> <p><b>VPP_VGH_S[6:0]:</b> Set VGH voltage level of internal OTP program. Internal OTP power, INT_VPP = VPP_VGH_S + VPP_VGH_SFT[2:0]</p> <p><b>VPP_VGH_SFT[2:0]=0x04 (default)</b></p> <table border="1"> <thead> <tr> <th>VPP_VGH_S[6:0]</th> <th>INT_VGH_S</th> <th>VGH (V)</th> </tr> </thead> <tbody> <tr> <td>000_0011</td> <td>0000_0111</td> <td>8.6</td> </tr> <tr> <td>Others</td> <td>Inhibit</td> <td>Inhibit</td> </tr> </tbody> </table>										VPP_DT[2:0]	Delaytime (ms)	0h	0.25	1h	0.5	2h	1	3h	2	VPP_VGH_RT[2:0]	Charge pump Ratio	0	AVDD-VCL	1	2*AVDD	2	2*AVDD-VCL	3	2*AVDD-AVEE	4	3*AVDD-VCL	5	3*AVDD-AVEE	6	3*AVDD-AVEE-VCL	7	3*AVDD-2*AVEE	VPP_VGH_S[6:0]	INT_VGH_S	VGH (V)	000_0011	0000_0111	8.6	Others	Inhibit	Inhibit
	VPP_DT[2:0]	Delaytime (ms)																																													
0h	0.25																																														
1h	0.5																																														
2h	1																																														
3h	2																																														
VPP_VGH_RT[2:0]	Charge pump Ratio																																														
0	AVDD-VCL																																														
1	2*AVDD																																														
2	2*AVDD-VCL																																														
3	2*AVDD-AVEE																																														
4	3*AVDD-VCL																																														
5	3*AVDD-AVEE																																														
6	3*AVDD-AVEE-VCL																																														
7	3*AVDD-2*AVEE																																														
VPP_VGH_S[6:0]	INT_VGH_S	VGH (V)																																													
000_0011	0000_0111	8.6																																													
Others	Inhibit	Inhibit																																													
Restriction	-																																														



2.9.6. GATE\_POWER\_SET: Set GIP Output High Level (Page1-R1Fh~R22h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R1Fh	R/W	X	VGH_REG[6:0]							
R20h	R/W	X	VGL_REG[5:0]							
R21h	R/W	X	VGL_REG2[5:0]							
R22h	R/W		VGH_REG_SHT	VGL_REG_SHT	VGL_REG2_SHT	VGH_REG_EN	VGL_REG_EN	VGL_REG2_EN	SHT_VGL_REG	
Description	This command is used to set GIP output voltage level.									
	<b>VGH_REG[6:0]:</b> Set VGH regulator volatge level.									
	VGH_REG[6]		VGH_REG[5:0]			VGH_REG(V)				
	0		00h			2.6				
	0		01h			2.8				
	0		02h			3.0				
	:		:			200mv/step				
	0		3Dh			14.8				
	0		3Eh			15.0				
	0		3Fh			15.2				
	1		00h			6.6				
	1		01h			6.8				
	1		02h			7.0				
	:		:			200mv/step				
	1		3Dh			18.8				
1		3Eh			19.0					
1		3Fh			19.2					
<b>VGL_REG[5:0]:</b> Set VGL_REG regulator volatge level.										
VGL_REG[5:0] / VGL_REG2[5:0]			VGL_REG(V) / VGL_REG2(V)							
00h			-3.0							
01h			-3.2							
02h			-3.4							
:			200mv/step							
3Dh			-15.2							
3Eh			-15.4							
3Fh			-15.6							
<b>VGL_REG2[5:0]:</b> reversed										
<b>VGH_REG_SHT:</b> Define V(VGH_REG) conenct to VGH.										
<b>VGL_REG_SHT:</b> Define V(VGL_REG) conenct to VGL.										
XX_SHT		Connect V(VGH_REG),V(VGL_REG)/V(VGL_REG2) to VGH/VGL								
0		Disbale								
1		Enable								
<b>VGL_REG2_SHT:</b> reversed.										
<b>VGH_REG_EN:</b> Set VGH_REG output state.										
<b>VGL_REG_EN:</b> Set VGL_REG output state.										
XX_EN		Output Level								
1		Regulator								
0		Hi-Z								



	VGL_REG2_EN: reversed. SHT_VGL_REG: reversed.
Restriction	-

JADARD confidential



2.9.7. DCDC\_CTRL(Page1-R23h~R24h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R23h	R/W	-	-	GAS_VGH_EN	GAS_VGL_EN	VGH_NC	VGL_NC	VCLREG_OP_CEN	VCL_NC	-
R24h	R/W	VGH_EN	VGL_EN	AVDD_EN	AVEE_EN	VCL_EN	VDDA_EN	VCLREG_EN	VCL2_VDDN	-
Description	This command is used to control engineer mode of power related setting.									
	<b>GAS_VGH_EN:</b> Control VGH pumping clock state during GAS state									
	GAS_VGH_EN		VGH DC/DC circuit operation							
	0		Stop							
	1		Keep							
	<b>GAS_VGL_EN:</b> Control VGL pumping clock state during GAS state									
	GAS_VGL_EN		VGL DC/DC circuit operation							
	0		Stop							
	1		Keep							
	<b>VGH_NC:</b> Set VGH output state.									
	VGH_NC		VGH output							
	0		Clamping							
	1		No clamping							
	<b>VGL_NC:</b> Set VGL output state									
	VGL_NC		VGL output							
0		Clamping								
1		No clamping								
<b>VCLREG_OP_CEN:</b> VCL stable cap										
VCLREG_OP_CEN		VCL								
0		Need stable Cap								
1		No need stable Cap								
<b>VCL_NC:</b> Reversed.										
<b>VGH_EN:</b> Control VGH DC/DC circuit On/Off.										
VGH_EN		VGH DC/DC circuit								
0		Disable								
1		Enable								
<b>VGL_EN:</b> Control VGL DC/DC circuit On/Off.										
VGL_EN		VGL DC/DC circuit								
0		Disable								
1		Enable								
<b>AVDD_EN:</b> Control AVDD DC/DC circuit On/Off.										
AVDD_EN		AVDD DC/DC circuit								
0		Disable								
1		Enable								



	<p><b>AVEE_EN:</b> Control AVEE DC/DC circuit On/Off.</p> <table border="1"><thead><tr><th>AVEE_EN</th><th>AVEE DC/DC circuit</th></tr></thead><tbody><tr><td>0</td><td>Disable</td></tr><tr><td>1</td><td>Enable</td></tr></tbody></table>	AVEE_EN	AVEE DC/DC circuit	0	Disable	1	Enable
AVEE_EN	AVEE DC/DC circuit						
0	Disable						
1	Enable						
	<p><b>VCL_EN:</b> Control VCL DC/DC circuit On/Off.</p> <table border="1"><thead><tr><th>VCL_EN</th><th>VCL DC/DC circuit</th></tr></thead><tbody><tr><td>0</td><td>Disable</td></tr><tr><td>1</td><td>Enable</td></tr></tbody></table>	VCL_EN	VCL DC/DC circuit	0	Disable	1	Enable
VCL_EN	VCL DC/DC circuit						
0	Disable						
1	Enable						
	<p><b>VDDA_EN:</b> Control VDDN DC/DC circuit On/Off.</p> <table border="1"><thead><tr><th>VDDA_EN</th><th>VDDA DC/DC circuit</th></tr></thead><tbody><tr><td>0</td><td>Disable</td></tr><tr><td>1</td><td>Enable</td></tr></tbody></table>	VDDA_EN	VDDA DC/DC circuit	0	Disable	1	Enable
VDDA_EN	VDDA DC/DC circuit						
0	Disable						
1	Enable						
	<p><b>VCLREG_EN:</b> When VCLLEN=1, set VCL circuit source</p> <table border="1"><thead><tr><th>VCLREG_EN</th><th>VCL Source</th></tr></thead><tbody><tr><td>0</td><td>VCL from DCDC</td></tr><tr><td>1</td><td>VCL from regulator</td></tr></tbody></table>	VCLREG_EN	VCL Source	0	VCL from DCDC	1	VCL from regulator
VCLREG_EN	VCL Source						
0	VCL from DCDC						
1	VCL from regulator						
	<p><b>VCL2VDDN:</b> Control source of VDDN output.</p> <table border="1"><thead><tr><th>VCL2VDDN</th><th>VDDN</th></tr></thead><tbody><tr><td>0</td><td>VDDN DC/DC Circuit</td></tr><tr><td>1</td><td>VCL</td></tr></tbody></table>	VCL2VDDN	VDDN	0	VDDN DC/DC Circuit	1	VCL
VCL2VDDN	VDDN						
0	VDDN DC/DC Circuit						
1	VCL						
Restriction	-						

JADARD Confidential



2.9.8. POWAMP\_CTRL: Set Power Function Related Setting (Page1-R25h~R27h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
R25h	R/W	X	AP[2:0]			X					
R26h	R/W	VCOM_EN	VGM_EN	-	GAS_DET_SEL	GAS_IOVCC_EN	GAS_VCI_EN	GAS_AVEE_EN	GAS_OUT_EN		
R27h	R/W	UP_VD D_1P8_EN	VDDD_S1[2:0]			X	VDDD_S2[2:0]				
Description	This command is used to control engineer mode of power related setting.										
	<b>AP[2:0]:</b> Adjust the ratio of fixed current for the operational amplifier in the power circuit.										
	AP[2:0]		Biase Current								
	0h		25%								
	1h		50%								
	2h		75%								
	3h		100%								
	4h		125%								
	5h		150%								
	6h		175%								
7h		200%									
<b>VCOM_EN:</b> Control VCOM regulator On/Off											
VCOM_EN		VCOM									
0		Disable									
1		Enable									
<b>VGM_EN:</b> Control Positive/Negative regulator of Source output On/Off.											
VGM_EN		VGMP/VGSP VGMN/VGSN									
0		Disable									
1		Enable									
<b>GAS_DET_SEL:</b> Switch GAS detect level between 2 power and 3 power mode.											
GAS_DET_SEL		2 power ( Detect level)				3 power ( Detect level)					
0		VCI level				AVDD level					
1		AVDD level				VCI level					
<b>GAS_IOVCC_EN:</b> Enable IOVCC abnormal power off detect function.											
GAS_IOVCC_EN		IOVCC detect function									
0		Disbale									
1		Enable									
<b>GAS_VCI_EN:</b> Enable VCI abnormal power off detect function.											
GAS_VCI_EN		VCI detect function									
0		Disbale									
1		Enable									
<b>GAS_AVEE_EN:</b> Enable AVEE abnormal power off detect function.											



GAS_AVEE_EN	AVEE detect function
0	Disbale
1	Enable

**GAS\_OUT\_EN:** Enable abnormal power off detect function.

GAS_OUT_EN	Abnormal power off function
0	Disbale ( All <b>GAS_XXX_EN</b> is non-valid )
1	Enable

**UP\_VDDD\_1P8\_EN:** Reserved.

**VDDD\_S1[2:0]:** Set VDDD operation voltage.

VDDD_S1[2:0]	VDDD (V)	VDDD_S1[2:0]	VDDD (V)
0h	1.35	4h	1.55
1h	1.40	5h	1.60
2h	1.45	6h	1.65
3h	1.50	7h	1.70

**VDDD\_S2[2:0]:** Set internal IOVCC regulator voltage during abnormla power off state.  
Condiion: The function is valid at AVDD > VDDD\_S2 setting volatge.

VDDD_S2[2:0]	IOVCC_GAS (V)	VDDD_S2[2:0]	IOVCC_GAS(V)
0h	1.10	4h	1.30
1h	1.15	5h	1.35
2h	1.20	6h	1.40
3h	1.25	7h	1.45

Restriction

-



2.9.9. DCDC\_CTRL2: Set DCDC control function2 (Page1- R28h~R2Ah)


CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R28h	R/W	X	PWR_SW_EN	VGH_MSF_EN	VGH_CHG2_AVDD_EH	VGH_GAS_PWS_EN	VGH_PWS	VGH_PWS_GND	VGH_PWS_POS	
R29h	R/W	X	X	GAS_T8P[1:0]		VGH_SGL_C41	VGH_SGL_C42	X	X	
R2Ah	R/W	DDS[7:0]								

This command is used to set DCDC control 2.


**PWR\_SW\_EN:** Reserved.

**VGH\_MSF\_EN:** Control VGH SW floating state under VGH\_EN=0.





VGH\_EN=L ; VGH\_MSF\_EN=L



VGH\_EN=L ; VGH\_MSF\_EN=H




By VGH\_RT



**VGH\_CHG2AVDD\_EH:** Enable VGH SW enhance under SLPIN state.

	VGH_CHG2AVDD_EH=L		VGH_CHG2AVDD_EH=H	
	SLPIN	SLPOUT	SLPIN	SLPOUT
CHG2AVDD1S	V	V	V	V
CHG2AVDD1	X	V	V	V


Description





**VGH\_GAS\_PWS\_EN:** Control VGH DCDC flying capacitance state between FLY\_P and FLY\_N during abnormal power off state.  
**VGH\_PWS\_EN:** Control VGH DCDC flying capacitance state between FLY\_P and FLY\_N during SLPIN state.  
**VGH\_PWS\_GND:** Reserved.  
**VGH\_PWS\_POS:** Reserved.


**Case 1) (VGH\_PWS=H / VGH\_PWS\_POS=L)**




**Case 2) (VGH\_PWS=H ; VGH\_PWS\_POS=H)**




**Case 3) (VGH\_PWS=H / VGH\_PWS\_GND=L)**



**Case 4) (VGH\_PWS=H ; VGH\_PWS\_GND=H)**



**Case 5) Initial code or set OTP(VGH\_PWS=L / VGH\_PWS\_GND=X)**



**GAS\_T8P[1:0]:** Set T8P[1:0] time at SLPIN state while abnormal power off recoverd.  
**VGHSGL\_C41:** Control VGH DCDC flying SW state for C41P/N.  
**VGHSGL\_C42:** Control VGH DCDC flying SW state for C42P/N.

VGH_SGL_C41	VGH_SGL_C42	C41P/N	C42P/N	Note
0	0	V	V	Pump by C41/C42
0	1	X	V	Pump by C42
1	0	V	X	Pump by C41
1	1	off	off	Inhibit

**DDS[7:0]:** Reserved.

Restriction

-



2.9.10.SETSTBA: Set Source Option (Page1- R35h~R36h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																				
R35h	R/W	X	GAP[2:0]			SAP[3:0]																																																								
R36h	R/W	-			SAP2[3:0]																																																									
Description	<p>This command is used to panel related setting.</p> <p><b>GAP[2:0]:</b>Set Gamma OP output driving ability. The output current is multiple of fixed current(IREF).</p> <table border="1"> <thead> <tr> <th>GAP[2:0]</th> <th>Biase current</th> </tr> </thead> <tbody> <tr><td>0h</td><td>1*IREF</td></tr> <tr><td>1h</td><td>2*IREF</td></tr> <tr><td>2h</td><td>3*IREF</td></tr> <tr><td>3h</td><td>4*IREF</td></tr> <tr><td>4h</td><td>5*IREF</td></tr> <tr><td>5h</td><td>6*IREF</td></tr> <tr><td>6h</td><td>7*IREF</td></tr> <tr><td>7h</td><td>8*IREF</td></tr> </tbody> </table> <p><b>SAP[3:0]/SAP2[3:0]:</b> Set channel OP output driving ability. The otuptu current is multiple of fixed current(IREF).</p> <table border="1"> <thead> <tr> <th>GAP[2:0]</th> <th>Biase current</th> </tr> </thead> <tbody> <tr><td>0h</td><td>1*IREF</td></tr> <tr><td>1h</td><td>2*IREF</td></tr> <tr><td>2h</td><td>3*IREF</td></tr> <tr><td>3h</td><td>4*IREF</td></tr> <tr><td>4h</td><td>5*IREF</td></tr> <tr><td>5h</td><td>6*IREF</td></tr> <tr><td>6h</td><td>7*IREF</td></tr> <tr><td>7h</td><td>8*IREF</td></tr> <tr><td>8h</td><td>9*IREF</td></tr> <tr><td>9h</td><td>10*IREF</td></tr> <tr><td>Ah</td><td>11*IREF</td></tr> <tr><td>Bh</td><td>12*IREF</td></tr> <tr><td>Ch</td><td>13*IREF</td></tr> <tr><td>Dh</td><td>14*IREF</td></tr> <tr><td>Eh</td><td>15*IREF</td></tr> <tr><td>Fh</td><td>16*IREF</td></tr> </tbody> </table>										GAP[2:0]	Biase current	0h	1*IREF	1h	2*IREF	2h	3*IREF	3h	4*IREF	4h	5*IREF	5h	6*IREF	6h	7*IREF	7h	8*IREF	GAP[2:0]	Biase current	0h	1*IREF	1h	2*IREF	2h	3*IREF	3h	4*IREF	4h	5*IREF	5h	6*IREF	6h	7*IREF	7h	8*IREF	8h	9*IREF	9h	10*IREF	Ah	11*IREF	Bh	12*IREF	Ch	13*IREF	Dh	14*IREF	Eh	15*IREF	Fh	16*IREF
	GAP[2:0]	Biase current																																																												
0h	1*IREF																																																													
1h	2*IREF																																																													
2h	3*IREF																																																													
3h	4*IREF																																																													
4h	5*IREF																																																													
5h	6*IREF																																																													
6h	7*IREF																																																													
7h	8*IREF																																																													
GAP[2:0]	Biase current																																																													
0h	1*IREF																																																													
1h	2*IREF																																																													
2h	3*IREF																																																													
3h	4*IREF																																																													
4h	5*IREF																																																													
5h	6*IREF																																																													
6h	7*IREF																																																													
7h	8*IREF																																																													
8h	9*IREF																																																													
9h	10*IREF																																																													
Ah	11*IREF																																																													
Bh	12*IREF																																																													
Ch	13*IREF																																																													
Dh	14*IREF																																																													
Eh	15*IREF																																																													
Fh	16*IREF																																																													
Restriction	-																																																													



2.9.11.SETPANEL: Set Panel Related (Page1-R37h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R37h	R/W	X	Z_line	ENZ[1:0]		SS_PANEL	GS_PANEL	REV_PANEL	BGR_PANEL	
Description	This command is used to panel related setting.									
	<b>Z_line:</b> Set SZ output line									
	Z_line	SZ otuptu line								
	0	Odd line(1 <sup>st</sup> line)								
	1	Even line(2 <sup>nd</sup> line)								
	<b>ENZ[1:0]:</b> Set SZ output of Zag-Zag inversion.									
	ENZ[1:0]	SD Dummy outptu								
	01	SZ[2]								
	10	SZ[3]								
	<b>SS Panel:</b> Set Source scan output direction.									
SS_Panel	S/D scan direction									
0	S1 -> S2400									
1	S2400 -> S1									
<b>GS Panel:</b> Set Gate scan output direction.										
GS_Panel	G/D scan direction									
0	Top -> Bottom Scan (G1->G1280)									
1	Bottom -> Top Scan (G1280 -> G1)									
Note: Exmple, resolution is 800RGB x 1280.										
<b>REV_Panel:</b> Set the display of the same data on both normally-white and normally-black panels.										
REV_Panel	Panel (Normally-type)									
0	Normal Black panel									
1	Normal White panel									
<b>BGR_Panel:</b> This bit is control the order of <R><G><B> dot color for module supplier.										
BGR_Panel	Color fliter alignment									
0	<S1><S2><S3> align to <R><G><B>									
1	<S1><S2><S3> align to <B><G><R>									
Restriction	-									



2.9.12.SETRGBCYC: Set Display Waveform Cycles of RGB Mode (Page1- R38h~R3Fh)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R38h	R/W	X	interlace_line		X		RGB_JDT[2:0]			
R39h	R/W	RGB_N_EQ1[7:0]								
R3Ah	R/W	RGB_N_EQ2[7:0]								
R3Bh	R/W	RGB_N_EQ2_Temp[7:0]								
R3Ch	R/W	RGB_N_EQ3[7:0]								
R3Dh	R/W	RGB_CHGEN_ON[7:0]								
R3Eh	R/W	RGB_CHGEN_OFF[7:0]								
R3Fh	R/W	RGB_CHGEN_OFF2[7:0]								
Description	This command is used to set internal SD output timing.									
	<b>Interlace_line</b> : Set Even or Odd flag between SD and GIP.									
	<b>RGB_JDT[2:0]</b> : Set source dot inversion type at normal mode.									
	RGB_JDT[2:0]		Dot inversion type							
	000		1-dot							
	001		1+2-dot							
	010		2-dot							
	011		4-dot							
	100		Column							
	101		Zig-Zag							
	110		interlace							
	Others		Inhibit							
	<b>RGB_N_EQ1[7:0]</b> : Set SD EQ1 time. (Pull GND)									
	RGB_N_EQ1[7:0]		Clock cycle							
	00h		0 timing clock							
01h		1 timing clock								
02h		2 timing clock								
:		1 timing clock /step								
FEh		254 timing clock								
FFh		255 timing clock								
Note: 1 timing clock = 4 multiple of Fosc.										
<b>RGB_N_EQ2[7:0]</b> : Set SD EQ2 time. (VCI or Hi-Z)										
RGB_N_EQ2[7:0]		Clock cycle								
00h		0 timing clock								
01h		1 timing clock								
02h		2 timing clock								
:		1 timing clock /step								
FEh		254 timing clock								
FFh		255 timing clock								
Note: 1 timing clock = 4 multiple of Fosc.										
<b>RGB_N_EQ2_Temp[7:0]</b> : Set SD EQ2 time for low temperature. (VCI or Hi-Z)										
RGB_N_EQ2[7:0]		Clock cycle								
00h		0 timing clock								
01h		1 timing clock								
02h		2 timing clock								



:	1 timing clock /step
FEh	254 timing clock
FFh	255 timing clock

Note: 1 timing clock = 4 multiple of Fosc.

**RGB\_N\_EQ3[7:0]:** Set SD EQ3 time. (VCI or Hi-Z)

RGB_N_EQ3[7:0]	Clock cycle
00h	0 timing clock
01h	1 timing clock
02h	2 timing clock
:	1 timing clock /step
FEh	254 timing clock
FFh	255 timing clock

Note: 1 timing clock = 4 multiple of Fosc.

**RGB\_CHGEN\_ON[7:0]:** Set SD output time.

RGB_CHGEN_ON[7:0]	Clock cycle
00h	0 timing clock
01h	1 timing clock
02h	2 timing clock
:	1 timing clock /step
FEh	254 timing clock
FFh	255 timing clock


Note: 1 timing clock = 4 multiple of Fosc.

**RGB\_CHGEN\_OFF[7:0]:** Set 1st SD OP output time.

RGB_CHGEN_OFF[7:0]	Clock cycle
00h	0 timing clock
01h	1 timing clock
02h	2 timing clock
:	1 timing clock /step
FEh	254 timing clock
FFh	255 timing clock

Note: 1 timing clock = 4 multiple of Fosc.

**RGB\_CHGEN\_OFF2[7:0]:** Reversed



Note: 1. EQ1 < EQ2 < EQ2\_Temp < EQ3.

2. EQ2 = EQ3=0xFF, CHGEN will always turn on.

Restriction -



2.9.13.SET TCON: Timing control setting (Page1-R40h~R4Ch)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
R40h	R/W	X	IP750_1	LN[1:0]		IP750_0	RSO[2:0]				
R41h	R/W	LN[9:2]									
R42h	R/W	SLT[7:0]									
R43h	R/W	VFP[7:0]									
R44h	R/W	VBP[7:0]									
R45h	R/W	HBP[7:0]									
R46h	R/W	TE_Delay[10:3]									
R47h	R/W	BlkinF_num[7:0]									
R48h	R/W	BlkinF_STR[7:0]									
R49h	R/W	BlkinFrame	X	X	X	X	TE_Delay[2:0]				
R4Ah	R/W	FRAME_NUM[1:0]		Auto_Test_en	TEST_PAT_EN	TEST_PATTERN[3:0]					
R4Bh	R/W	TCON_OPT1[15:8]									
R4Ch	R/W	TCON_OPT1[7:0]									

This command is used to set timing control.

**RSO[1:0]:** Resolution select.

RSO[2:0]	Resolution	Source channels
000	Inhibit	Inhibit
001	750RGB x LN*2 dot	Refer to {IP750_1,IP750_0}
010	600RGBx LN*2 dot	S1~S900, S1501~S2400
011	640RGB x LN*2 dot	S1~S960, S1441~S2400
100	720RGB x LN*2 dot	S1 ~ S1080, S1321~S2400
101	768RGB x LN*2 dot	S1 ~ S1152, S1249~S2400
110	800RGB x LN*2 dot	S1 ~ S2400
111	Inhibit	Inhibit

Description

RSO[2:0]	{IP750_1,IP750_0}	Source channels
001	00	S1~S1125, S1276~S2400
	01	S1~S1152, S1249~S2346
	10	S55~S1152, S1249~S2400

**LN[9:0]:** Sets the gate line number to drive LCD panel. The number of lines must be equal or more than the gate line number of LCD panel. Gate line number = LN\*2.

LN[9:0]	Gate Line
---------	-----------



0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	0	0	1	0	4
-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-
1	0	0	1	1	1	1	1	1	1	1278
1	0	1	0	0	0	0	0	0	0	1280
1	0	1	0	0	0	0	0	0	1	1282
-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-
1	1	1	1	1	1	1	1	0	1	2042
1	1	1	1	1	1	1	1	1	0	2044
1	1	1	1	1	1	1	1	1	1	2046

**SLT[7:0]:** Sets the scan line time width. Scan line time width = osc\*4.

STL[7:0]								Scan Line time(osc)
0	0	0	0	0	0	0	0	Inhibit
0	0	0	0	0	0	0	1	4
0	0	0	0	0	0	1	0	8
-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-
0	1	1	1	1	1	1	1	508
1	0	0	0	0	0	0	0	512
1	0	0	0	0	0	0	1	516
-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-
1	1	1	1	1	1	0	1	1012
1	1	1	1	1	1	1	0	1016
1	1	1	1	1	1	1	1	1020

**VBP[7:0]:** Vertical back porch number setting.

**VFP[7:0]:** Vertical front porch number setting.

**HBP[7:0]:** Horizontal front porch number setting.

VBP[7:0] / VFP[7:0] / HBP[7:0]	Number of VBP / VFP (line)	Number of HBP(PCLK)
0x00	Inhibit	Inhibit
0x01	1	1



0x02	2	2
:	:	:
0xFE	254	254
0xFF	255	255

Note: VFP/VBP set 4 line unless, HBP set 2 PCLK unless.

**TE\_Delay[7:0]:** TE delay setting.

TE_Delay[10:0]	TE output position (line)
0x000	VFP start position
0x001	1 gate line
0x002	2 gate line
:	:
0x500	1280 gate line
Others	Inhibit

**TEST\_PAT\_EN:** AGING mode enable/ disable, 1=>Enable, 0=>Disable.


**Auto\_Test\_en:** Automatically executed aging cycle. 1=>Enable, 0=>Disable(display data by PATTERN\_SELECT[3:0]).

Test Flow:

Step 1: Send slpout command

Step 2: Set Auto\_Test\_EN=1 & Test\_PAT\_EN=1.

Internal pattern will run differential pattern automatically.



**FRAME\_NUM[1:0]:** Interval of each pattern when Automatically executed aging cycle.

FRAME_NUM[1:0]		Frame number
0	0	32
0	1	96
1	0	160
1	1	224

**TEST\_PATTERN[3:0]:** Display pattern select when AGING\_EN=1 and AUTO\_EN=0.



PATTERN_SELECT[3:0]				Display pattern
0	0	0	0	Full Black
0	0	0	1	Full White
0	0	1	0	Full Red
0	0	1	1	Ful Green
0	1	0	0	Full Blue
0	1	0	1	Color bar(H)
0	1	1	0	Grayscale(V)
0	1	1	1	Grayscale(H)
1	0	0	0	Pixel 64x64
1	0	0	1	Crosstalk with G0
1	0	1	0	Crosstalk with G255
1	0	1	1	Flicker pattern for column inversion
1	1	0	0	Flicker pattern for 1 dot inversion
1	1	0	1	Flicker pattern for 2 dot inversion
1	1	1	0	Parity complement(for CP test)
1	1	1	1	Border(external : red, middle: blue internal: black)

**BlkinFrame:** Reserved.

**BlkinF\_num [7:0]:** Reserved.

**BlkinF\_STR [7:0]:** Reserved..

**TCON\_OPT1[15:8]:** TCON option.

**TCON\_OPT1[7:0]:** TCON option.

**TCON\_OPT [0]:**GIP Learn function disable. 0: GIP learn enable, 1: GIP learn disable.


**TCON\_OPT [10]:**Source EQ off. 0: Source EQ on, 1: Source EQ off.

Restriction -



2.9.14.SET TE PAD: TE pad function setting (Page1-R4Dh~R53h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R4Dh	R/W	X	X	X	X	X	X	X	X	
R4Eh	R/W	X	X	X	X	TP_VS_EN	TP_VS_WIDTH[10:8]			
R4Fh	R/W	TP_VS_WIDTH[7:0]								
R50h	R/W	TP_VS_SHIFT[7:0]								
R51h	R/W	X	X	X	X	X	X	TP_HS_BLK_EN	TP_HS_DIS_EN	
R52h	R/W	TP_HS_ON[7:0]								
R53h	R/W	TP_HS_OFF[7:0]								
Description	<p>This command is used to set TE and TE1 output state.</p> <p><b>TP_VS_EN:</b> Set VS output enable/Disable.            0: When TE/TE1=10, TE/TE1 will output at Low.            1: Normal output</p> <p><b>TP_VS_WIDTH[10:0]:</b> Set width of output low.  <b>TP_VS_SHIFT[7:0]:</b> Set width of output high.            TP_VS_WIDTH[10:0]=0 is inhibited.            TP_VS_WIDTH[10:0]+ TP_VS_SHIFT[7:0]&lt;VFP+VS+VBP+DISP AREA</p> <p><b>TP_HS_BLK_EN:</b> Set HS output enable/disable at blanking area.  <b>TP_HS_DIS_EN:</b> Set HS output enable/disable at display area.  <b>TP_HS_ON[7:0]:</b> Set HS output low time.  <b>TP_HS_OFF[7:0]:</b> Set HS output high time.            TP_HS_ON[7:0] must be smaller than TP_HS_OFF[7:0]</p> <p><b>Related diagram chart as below:</b></p>									



JADARD



2.9.15.POWER\_STATE: Power status setting (Page1-R54h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R54h	R/W	-	-	-	-	-	-	-	DSTBY	
Description	<p>This command is used to set power state.</p> <p><b>DSTBY:</b> Standby mode select.</p> <p>DSTBY=1, driver IC enters the deep standby mode when POW_EN=0.</p> <p>DSTBY=0, driver IC enters the standby mode when POW_EN=0.</p> <p>When DSTBY=1, all the display operation stops, All the internal operations and R-C oscillators are suspended.</p> <p>Driver IC should receive reset pull low 3ms at leats to exist deep standby mode.</p>									
Restriction	-									

JADARD confidential



2.9.16.DCDC\_SEL: Power Mode and Charge Pump Setting (Page1-R55h~ R5Ch)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R55h	R/W	X	X	X	X	DCDCM[3:0]				
R56h	R/W	X	X	X	X	AUTO_RT	X	AVDD_RT[1:0]		
R57h	R/W	VGH_RT[2:0]			VGL_RT[2:0]			VCL_RT[1:0]		
R58h	R/W	X	X	X	AVDD[4:0]					
R59h	R/W	VCL[2:0]			AVEE[4:0]					
R5Ah	R/W	X	VGH[6:0]							
R5Bh	R/W	X	X	VGL[5:0]						
R5Ch	R/W	X	X	VDDA_CLK[1:0]		VCL_CLK[1:0]		VGHVGL_CLK[1:0]		

This command is used to Trimming HS Data Lane 0/1 Delay.

**DCDCM[3:0]:**The bits just valid under BOOSTM[1:0]=00

DCDCM[3:0]	AVDD	AVEE	VCL
0000	Internal Charge Pump(CP)		
0001	No output		CP
0010	NT power IC		CP
0011	HX power IC		CP
0100~1001	No output		CP
1010	NT power IC		
1011	No output		CP
1100	AVDD/AVEE external when SLPOUT		CP
1101	AVDD external when SLPOUT		CP
1110	AVEE external when SLPOUT		CP
1111	No output		CP

Note:

- The connection between JD power IC / PFM mode1~3 and JD9311 could refer PXXX.
- CP: Dr.IC Internal charge pump.

Description

**AUTO\_RT:** Inhibit  
set AUTO\_RT=0.

**AVDD\_RT[1:0]:** Specify the charge pump ratio of AVDD under BOOSTM[1:0]=00.(Internal charge pump)

AVDD_RT[1:0]	Charge pump Ratio
0h	1.5 x VCIP
1h	2.0 x VCIP
2h	2.0 x VCIP
3h	3.0 x VCIP

**VGH\_RT[2:0]:** Specify the charge pump ratio of VGH.

**VGL\_RT[2:0]:** Specify the charge pump ratio of VGL.

VGH_RT[2:0]	Charge pump Ratio	VGL_RT[2:0]	Charge pump Ratio
0h	AVDD-VCL	0h	VCL-AVDD
1h	2*AVDD	1h	AVEE-AVDD
2h	2*AVDD-VCL	2h	AVEE+VCL-AVDD
3h	2*AVDD-AVEE	3h	2*AVEE-AVDD



4h	3*AVDD-VCL	4h	inhibit
5h	3*AVDD-AVEE	5h	inhibit
6h	3*AVDD-AVEE-VCL	6h	inhibit
7h	3*AVDD-2*AVEE	7h	inhibit

Note: If VGH\_RT[2:0]=100, VGL\_RT[1:0] can only be set 01 or 11.

**VCL\_RT[1:0]:** Specify the charge pump ratio of VGL.

VCL_RT[1:0]	Charge pump Ratio
0h	inhibit
1h	- VCIP
2h	inhibit
3h	inhibit

**AVDD\_S[4:0]:** Set clamping voltage level of AVDD.

**AVEE\_S[4:0]:** Set clamping voltage level of AVEE.

AVDD_S[4:0]	AVDD (V)	AVEE_S[4:0]	AVEE (V)
0x00	6.5	0x00	-6.5
0x01	6.4	0x01	-6.4
⋮	100mv / step	⋮	100mv / step
0x1E	3.5	0x1E	-3.5
0x1F	3.4	0x1F	-3.4

**VCL\_S[1:0]:** Set clamping voltage level of VCL.

VCL_S[1:0]	VCL (V)	VCL_S[2:0]	VCL (V)
0x00	-2.5	0x04	-3.3
0x01	-2.7	0x05	-3.5
0x02	-2.9	0x06	-3.7
0x03	-3.1	0x07	-3.9

**VGH\_S[6:0]:** Set clamping voltage level of VGH.

VGH_S[6]	VGH_S[5:0]	VGH (V)
0	00h	7.0
0	01h	7.2
0	02h	7.4
0	⋮	200mv / step
0	⋮	
0	3Dh	19.2
0	3Eh	19.4
0	3Fh	19.6
1	00h	7.8
1	01h	8.0
1	02h	8.2
1	⋮	200mv / step
1	⋮	
1	3Dh	20.0
1	3Eh	20.2
1	3Fh	20.4

**VGL\_S[5:0]:** Set clamping voltage level of VGL.

VGL_S[5:0]	VGL (V)
0	-7.0



1	-7.2
2	-7.4
.	200mv / step
.	
2Eh	-15.6
2Fh	-15.8
2Dh	-16.0
Others	Inhibit

**VGHVGL\_CLK[1:0]:** Set frequency of pumping clock of VGH/VGL under normal mode.

VGHVGL_CLK[1:0]	Ratio
0x00	HSCLK / 4
0x01	HSCLK / 2
0x02	HSCLK
0x03	HSCLK x 2

Note: HSCLK is define frequency of 1-line.

**VCL\_CLK[1:0]:** Set frequency of pumping clock of VCL under normal mode.

VCL_CLK[1:0]	Ratio
0x00	HSCLK / 4
0x01	HSCLK / 2
0x02	HSCLK
0x03	HSCLK x 2

Note: HSCLK is define frequency of 1-line.

**VDDA\_CLK[1:0]:** Set frequency of pumping clock of VDDA under normal mode.

VCL_CLK[1:0]	Ratio
0x00	HSCLK / 4
0x01	HSCLK / 2
0x02	HSCLK
0x03	HSCLK x 2

Note: HSCLK is define frequency of 1-line.

Restriction -



2.9.17.SET\_GAMMA: Set Gamma output voltage (Page1-R5Dh~ R82h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R5Dh	R/W	X				RPA18[6:0]				
R5Eh	R/W	X				RPA17[6:0]				
R5Fh	R/W	X				RPA16[6:0]				
R60h	R/W	X				RPA15[6:0]				
R61h	R/W	X				RPA14[6:0]				
R62h	R/W	X				RPA13[6:0]				
R63h	R/W	X				RPA12[6:0]				
R64h	R/W	X				RPA11[6:0]				
R65h	R/W	X				RPA10[6:0]				
R66h	R/W	X				RPA9[6:0]				
R67h	R/W	X				RPA8[6:0]				
R68h	R/W	X				RPA7[6:0]				
R69h	R/W	X				RPA6[6:0]				
R6Ah	R/W	X				RPA5[6:0]				
R6Bh	R/W	X				RPA4[6:0]				
R6Ch	R/W	X				RPA3[6:0]				
R6Dh	R/W	X				RPA2[6:0]				
R6Eh	R/W	X				RPA1[6:0]				
R6Fh	R/W	X				RPA0[6:0]				
R70h	R/W	X				RNA18[6:0]				
R71h	R/W	X				RNA17[6:0]				
R72h	R/W	X				RNA16[6:0]				
R73h	R/W	X				RNA15[6:0]				
R74h	R/W	X				RNA14[6:0]				
R75h	R/W	X				RNA13[6:0]				
R76h	R/W	X				RNA12[6:0]				
R77h	R/W	X				RNA11[6:0]				
R78h	R/W	X				RNA10[6:0]				
R79h	R/W	X				RNA9[6:0]				
R7Ah	R/W	X				RNA8[6:0]				
R7Bh	R/W	X				RNA7[6:0]				
R7Ch	R/W	X				RNA6[6:0]				
R7Dh	R/W	X				RNA5[6:0]				
R7Eh	R/W	X				RNA4[6:0]				



R7Fh	<b>R/W</b>	X	RNA3[6:0]	
R80h	<b>R/W</b>	X	RNA2[6:0]	
R81h	<b>R/W</b>	X	RNA1[6:0]	
R82h	<b>R/W</b>	X	RNA0[6:0]	
Description	This command is used to set positive /negative voltage of source output. The related illustration can refer "8.1 Grayscale-Level adjustment control" of JD9366 Datasheet.			
Restriction	-			

JADARD confidential



**2.9.18.SET DDB: Set Device Descriptor Block (Page1-R83h~R87h)**

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R83h	R	X	X	X	X	X	X	X	X	
R84h	R/W	DDB1[7:0]								
R85h	R/W	DDB2[7:0]								
R86h	R/W	DDB3[7:0]								
R87h	R/W	DDB4[7:0]								
Description	This command is used to set DDB value and read form A1h and A8h.									
Restriction	-									

JADARD confidential



2.9.19.SETECO(Page1-R88h~ R8Ch)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R88h	R	-	-	-	-	-	-	-	-	
R89h	R/W	ECO1[7:0]								
R8Ah	R/W	ECO2[7:0]								
R8Bh	R/W	-	ECO3[6:0]							
R8Ch	R/W	-	ECO4[6:0]							
Description	<p>This command is used to set ECO.            ECO1~4[7:0]: Internal option.</p> <p><b>ECO0[0]:</b>RG_CABC_TP2_CRV_FIX  <b>ECO0[1]:</b>RG_CABC_TP1_PWM_FIX  <b>ECO0[7]:</b> Enable DSI F8/ F9 command function.            - DSI F8 command: Sleep in + display off            - DSI F9 command: Sleep out + display on.            0:Disable            1: Enable</p> <p><b>ECO2[0]:</b>for TEST_EN HW pin function            0:Enable.            1:Disable</p> <p><b>ECO3[0]:</b>for HW BIST pin function            0:Enable.            1:Disable</p>									
Restriction	-									



2.9.20.GET\_ID\_VERSION(Page1-R8Dh~ R92h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R8Dh	R/W	JD_ID1[7:0]								
R8Eh	R/W	JD_ID2[7:0]								
R8Fh	R/W	JD_ID3[7:0]								
Description	JD_ID1[7:0]: 0x93. IC production number. JD_ID2[7:0]: 0x65. IC production number. JD_ID3[7:0]: IC Version									
Restriction	-									

JADARD confidential



2.9.21.DCS\_CMD\_OPT (Page1-R93h~ R94h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R93h	R/W	-	-	-	-	-	-	-	NOKIA_CMD_EN	
R94h	R/W	-	-	-	-	-	-	-	RDCTMOTP_EN	
Description	<p><b>NOKIA_CMD_EN:</b> Set the read out value of standard command is based on Nokia SPEC or DCS SPEC 0: DCS SPEC, 1: Nokia SPEC</p> <p><b>RDCTMOTP_EN:</b> Enable CTM_OTP R/W access 0: Disable RDCTMOTP read and write, 1: Enable RDCTMOTP read and write</p>									
Restriction	-									

JADARD confidential



2.9.22.CTM\_OTP (Page1-R95h~ RA5h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
R95h	R/W	-	-	-	OTP_W R_ FLAG	OTP_RD_LENGTH[3:0]					
R96h	R/W					CTM_OTP0[7:0]					
R97h	R/W					CTM_OTP1[7:0]					
R98h	R/W					CTM_OTP2[7:0]					
R99h	R/W					CTM_OTP3[7:0]					
R9Ah	R/W					CTM_OTP4[7:0]					
R9Bh	R/W					CTM_OTP5[7:0]					
R9Ch	R/W					CTM_OTP6[7:0]					
R9Dh	R/W					CTM_OTP7[7:0]					
R9Eh	R/W					CTM_OTP8[7:0]					
R9Fh	R/W					CTM_OTP9[7:0]					
RA0h	R/W					CTM_OTP10[7:0]					
RA1h	R/W					CTM_OTP11[7:0]					
RA2h	R/W					CTM_OTP12[7:0]					
RA3h	R/W					CTM_OTP13[7:0]					
RA4h	R/W					CTM_OTP14[7:0]					
RA5h	R/W					CTM_OTP15[7:0]					
Description	<p>This command is used to set customer OTP value</p> <p><b>OTP_WR_FLAG:</b> Determine page0_RB1h return size</p> <p>0: default, follow SMRP setting</p> <p>1: write OTP table, (OTP_RD_LENGTH[3:0] used as SMRP)</p> <p><b>OTP_RD_LENGTH[3:0]:</b> Set maximum return packed size, when OTP_WR_FLAG=1, DSI will always return same packed size as OTP_RD_LENGTH (for standard command B1), (4'b0000 means 1; 4'b1111 means 16)</p> <p><b>CTM_OTP0~CTM_OTP15:</b> Customer OTP return value refer to standard command RB1h..</p>										
Restriction	-										

**2.9.23.SETCUSTM\_ID (Page1-RA6h~ RAEh)**

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RA6h	R	-	-	-	-	-	-	-	-	
RA7h	R/W	CUSTM1[7:0]								
RA8h	R/W	CUSTM2[7:0]								
RA9h	R/W	CUSTM3[7:0]								
RAAh	R/W	CUSTM4[7:0]								
RABh	R/W	CUSTM5[7:0]								
RACH	R/W	CUSTM6[7:0]								
RADh	R/W	CUSTM7[7:0]								
RAEh	R/W	CUSTM8[7:0]								
Description	This command is used to set custom ID. This register mapping to standard command R1Bh.									
Restriction	-									

JADARD confidential



2.9.24.SET\_TE\_PAD2(Page1-RAFh~ RB1h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RAFh	R/W	-	-	-	VHS_ TEON_ OPT	TP_VS_ EN2	TP_VS_WIDTH2[10:8]			
RB0h	R/W	TP_VS_WIDTH2[7:0]								
RB1h	R/W	TP_VS_SHIFT2[7:0]								
Description	<p><b>VHS_TEON_OPT:</b>            1'b0:TP_VS and TP_HS don't use TEON            1'b1:TP_VS and TP_HS use TEON</p> <p><b>TP_VS_EN2:</b> Set 2nd TE_VS output enable/Disable. This function can be used when TP_VS_EN=1.            0: When TE/TE1=10, TE/TE1 2nd VS will output at Low.            1: Normal output</p> <p><b>TP_VS_WIDTH2[10:0]:</b> Set width2 of output low.</p> <p><b>TP_VS_SHIFT2[7:0]:</b> Set width2 of output high.</p>									
	<p>The diagram illustrates the timing relationship between several signals: VS (vertical sync), DE (data enable), HS_Counter (horizontal sync counter), TP_VS (test pattern vertical sync), HS (horizontal sync), and TP_HS (test pattern horizontal sync). The TP_VS signal shows two pulses, each with a low period defined by TP_VS_Width1[10:0] and a high period defined by TP_VS_Width2[10:0]. The TP_VS signal is shifted relative to the HS_Counter by TP_VS_Shift[7:0]. The TP_HS signal is shown as a pulse that starts at TP_HS_On[7:0] and ends at TP_HS_Off[7:0].</p>									
Restriction	-									



2.9.25.OTP\_REPAIR(Page1-RB2h~ RB5h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RB2h	R/W	-	-	-	-	REPAIR_PAGE[3:0]				
RB3h	R/W	REPAIR_INDEX[7:0]								
RB4h	R/W	REPAIR_PAR[7:0]								
RB5h	R/W	REPAIR_VALUE[7:0]								
Description	<p><b>REPAIR_PAGE[3:0]:</b> Set register page for reparaire used.</p> <p><b>REPAIR_PAGE[7:0]:</b> Set register index for reparaire used.</p> <p><b>REPAIR_PAR[7:0]:</b> Set register parameter for reparaire used .</p> <ul style="list-style-type: none"><li>- The setting is always fix at 1.</li></ul> <p><b>REPAIR_VALUE[7:0]:</b> Set value of register index for reparaire used.</p>									
Restriction	-									

JADARD confidential



2.9.26.SETRGBCYC3(Page1-RB6h~ RBBh)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
RB6h	R/W	-	RES_MUX_ON[6:0]								
RB7h	R/W	-	RES_MUX_OFF[6:0]								
RB8h	R/W	DYNBIAS_ON[7:0]									
RB9h	R/W	DYNBIAS_OFF[7:0]									
RBAh	R/W	DYNCHGEN_ON[7:0]									
RBBh	R/W	DYNCHGEN_OFF[7:0]									
Description	<p><b>RES_MUX_ON[6:0]:</b> Enable differential MUX output resistor between EQ and Source output.</p> <p><b>RES_MUX_OFF[6:0]:</b> Disable differential MUX output resistor between EQ and Source output.</p> <p><b>DYNBIAS_ON[7:0]:</b> Set larger source bias current on time.</p> <p><b>DYNBIAS_OFF[7:0]:</b> Set larger source bias current off time.</p> <p><b>DYNCHGEN_ON[7:0]:</b> Set pre-open function for source channel on on time.</p> <p><b>DYNCHGEN_OFF[7:0]:</b> Set pre-open function of source channel on off time.</p>										
Restriction	-										



2.10. Jadard page 2 command description

2.10.1.SET\_GIP\_L: SET CGOUTx\_L Signal Mapping, GS\_Panel=0 (Page2-R00~15h)

CMD Add	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
00	R/W	X	CGO1_PH_L	CGO1_INV_L	CGOUT1_L[4:0]					
01	R/W	X	CGO2_PH_L	CGO2_INV_L	CGOUT2_L[4:0]					
02	R/W	X	CGO3_PH_L	CGO3_INV_L	CGOUT3_L[4:0]					
03	R/W	X	CGO4_PH_L	CGO4_INV_L	CGOUT4_L[4:0]					
04	R/W	X	CGO5_PH_L	CGO5_INV_L	CGOUT5_L[4:0]					
05	R/W	X	CGO6_PH_L	CGO6_INV_L	CGOUT6_L[4:0]					
06	R/W	X	CGO7_PH_L	CGO7_INV_L	CGOUT7_L[4:0]					
07	R/W	X	CGO8_PH_L	CGO8_INV_L	CGOUT8_L[4:0]					
08	R/W	X	CGO9_PH_L	CGO9_INV_L	CGOUT9_L[4:0]					
09	R/W	X	CGO10_PH_L	CGO10_INV_L	CGOUT10_L[4:0]					
0A	R/W	X	CGO11_PH_L	CGO11_INV_L	CGOUT11_L[4:0]					
0B	R/W	X	CGO12_PH_L	CGO12_INV_L	CGOUT12_L[4:0]					
0C	R/W	X	CGO13_PH_L	CGO13_INV_L	CGOUT13_L[4:0]					
0D	R/W	X	CGO14_PH_L	CGO14_INV_L	CGOUT14_L[4:0]					
0E	R/W	X	CGO15_PH_L	CGO15_INV_L	CGOUT15_L[4:0]					
0F	R/W	X	CGO16_PH_L	CGO16_INV_L	CGOUT16_L[4:0]					
10	R/W	X	CGO17_PH_L	CGO17_INV_L	CGOUT17_L[4:0]					
11	R/W	X	CGO18_PH_L	CGO18_INV_L	CGOUT18_L[4:0]					
12	R/W	X	CGO19_PH_L	CGO19_INV_L	CGOUT19_L[4:0]					
13	R/W	X	CGO20_PH_L	CGO20_INV_L	CGOUT20_L[4:0]					
14	R/W	X	CGO21_PH_L	CGO21_INV_L	CGOUT21_L[4:0]					
15	R/W	X	CGO22_PH_L	CGO22_INV_L	CGOUT22_L[4:0]					
Description	This command sets GIP CGOUTx_L signal mapping when XOR(GS_Panel, GS)=0.									
	<b>CGOx_PH_L:</b> CGOUT voltage level while abnormal power off @ GIP_GAS_OPT='1'. 0: Pull to VGL.1: Pull to VGH.									
	<b>CGOx_INV_L:</b> 0: CGOUT normal drive. 1: CGOUT drive inverse voltage level(VGH↔VGL)									
	<b>CGOUTx(x=1~22)_L[4:0]:</b> Please refer to below table.									
	CGOUTx_L	Output	CGOUTx_L	Output	CGOUTx_L	Output	CGOUTx_L	Output		
	0_0000	STV0	0_1000	CKV4	1_0000	ETV0	1_1000	FLM2		
	0_0001	STV1	0_1001	CKV5	1_0001	ETV1	1_1001	CKV12		
	0_0010	STV2	0_1010	CKV6	1_0010	ETV2	1_1010	CKV13		
	0_0011	STV3	0_1011	CKV7	1_0011	ETV3	1_1011	CKV14		
0_0100	CKV0	0_1100	CKV8	1_0100	INT	1_1100	CKV15			
0_0101	CKV1	0_1101	CKV9	1_0101	VEN0	1_1101	Floating			
0_0110	CKV2	0_1110	CKV10	1_0110	VEN1	1_1110	VGH			
0_0111	CKV3	0_1111	CKV11	1_0111	FLM1	1_1111	VGL			
Restriction	-									



2.10.2.SET\_GIP\_R: SET CGOUTx\_R Signal Mapping, GS\_Panel=0 (Page2-R16~2Bh)

CMD Add	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
16	R/W	X	CGO1_PH_R	CGO1_INV_R	CGOUT1_R[4:0]					
17	R/W	X	CGO2_PH_R	CGO2_INV_R	CGOUT2_R[4:0]					
18	R/W	X	CGO3_PH_R	CGO3_INV_R	CGOUT3_R[4:0]					
19	R/W	X	CGO4_PH_R	CGO4_INV_R	CGOUT4_R[4:0]					
1A	R/W	X	CGO5_PH_R	CGO5_INV_R	CGOUT5_R[4:0]					
1B	R/W	X	CGO6_PH_R	CGO6_INV_R	CGOUT6_R[4:0]					
1C	R/W	X	CGO7_PH_R	CGO7_INV_R	CGOUT7_R[4:0]					
1D	R/W	X	CGO8_PH_R	CGO8_INV_R	CGOUT8_R[4:0]					
1E	R/W	X	CGO9_PH_R	CGO9_INV_R	CGOUT9_R[4:0]					
1F	R/W	X	CGO10_PH_R	CGO10_INV_R	CGOUT10_R[4:0]					
20	R/W	X	CGO11_PH_R	CGO11_INV_R	CGOUT11_R[4:0]					
21	R/W	X	CGO12_PH_R	CGO12_INV_R	CGOUT12_R[4:0]					
22	R/W	X	CGO13_PH_R	CGO13_INV_R	CGOUT13_R[4:0]					
23	R/W	X	CGO14_PH_R	CGO14_INV_R	CGOUT14_R[4:0]					
24	R/W	X	CGO15_PH_R	CGO15_INV_R	CGOUT15_R[4:0]					
25	R/W	X	CGO16_PH_R	CGO16_INV_R	CGOUT16_R[4:0]					
26	R/W	X	CGO17_PH_R	CGO17_INV_R	CGOUT17_R[4:0]					
27	R/W	X	CGO18_PH_R	CGO18_INV_R	CGOUT18_R[4:0]					
28	R/W	X	CGO19_PH_R	CGO19_INV_R	CGOUT19_R[4:0]					
29	R/W	X	CGO20_PH_R	CGO20_INV_R	CGOUT20_R[4:0]					
2A	R/W	X	CGO21_PH_R	CGO21_INV_R	CGOUT21_R[4:0]					
2B	R/W	X	CGO22_PH_R	CGO22_INV_R	CGOUT22_R[4:0]					
Description	This command sets GIP CGOUTx_R signal mapping when XOR(GS_Panel, GS)=0.									
	<b>CGOx_PH_R</b> : CGOUT voltage level while abnormal power off @ GIP_GAS_OPT='1'. 0: Pull to VGL. 1: Pull to VGH.									
	<b>CGOx_INV_R</b> : 0: CGOUT normal drive. 1: CGOUT drive inverse voltage level(VGH↔VGL).									
	<b>CGOUTx(x=1~22)_R[4:0]</b> : Please refer to below table.									
	CGOUTx_R	Output	CGOUTx_R	Output Signal	CGOUTx_R	Output Signal	CGOUTx_R	Output Signal		
	0_0000	STV0	0_1000	CKV4	1_0000	ETV0	1_1000	FLM2		
	0_0001	STV1	0_1001	CKV5	1_0001	ETV1	1_1001	CKV12		
	0_0010	STV2	0_1010	CKV6	1_0010	ETV2	1_1010	CKV13		
	0_0011	STV3	0_1011	CKV7	1_0011	ETV3	1_1011	CKV14		
	0_0100	CKV0	0_1100	CKV8	1_0100	INT	1_1100	CKV15		
0_0101	CKV1	0_1101	CKV9	1_0101	VEN0	1_1101	Floating			
0_0110	CKV2	0_1110	CKV10	1_0110	VEN1	1_1110	VGH			
0_0111	CKV3	0_1111	CKV11	1_0111	FLM1	1_1111	VGL			
Restriction	-									



SET\_GIP\_L\_GS: SET CGOUTx\_L Mapping, GS\_Panel=1 (Page2-R2C~41h)

CMD Add	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
2C	R/W	X	X	X	CGOUT1_L_GS [4:0]					
2D	R/W	X	X	X	CGOUT2_L_GS [4:0]					
2E	R/W	X	X	X	CGOUT3_L_GS [4:0]					
2F	R/W	X	X	X	CGOUT4_L_GS [4:0]					
30	R/W	X	X	X	CGOUT5_L_GS [4:0]					
31	R/W	X	X	X	CGOUT6_L_GS [4:0]					
32	R/W	X	X	X	CGOUT7_L_GS [4:0]					
33	R/W	X	X	X	CGOUT8_L_GS [4:0]					
34	R/W	X	X	X	CGOUT9_L_GS [4:0]					
35	R/W	X	X	X	CGOUT10_L_GS [4:0]					
36	R/W	X	X	X	CGOUT11_L_GS [4:0]					
37	R/W	X	X	X	CGOUT12_L_GS [4:0]					
38	R/W	X	X	X	CGOUT13_L_GS [4:0]					
39	R/W	X	X	X	CGOUT14_L_GS [4:0]					
3A	R/W	X	X	X	CGOUT15_L_GS [4:0]					
3B	R/W	X	X	X	CGOUT16_L_GS [4:0]					
3C	R/W	X	X	X	CGOUT17_L_GS [4:0]					
3D	R/W	X	X	X	CGOUT18_L_GS [4:0]					
3E	R/W	X	X	X	CGOUT19_L_GS [4:0]					
3F	R/W	X	X	X	CGOUT20_L_GS [4:0]					
40	R/W	X	X	X	CGOUT21_L_GS [4:0]					
41	R/W	X	X	X	CGOUT22_L_GS [4:0]					
Description	This command sets GIP CGOUTx_L signal mapping when either XOR(GS_Panel, GS)=1.									
	<b>CGOUTx_L_GS[4:0]:</b> Please refer to below table.									
	x=1~22									
	CGOUTx_L_GS	Output	CGOUTx_L_GS	Output	CGOUTx_L_GS	Output	CGOUTx_L_GS	Output	CGOUTx_L_GS	Output
	0_0000	STV0	0_1000	CKV4	1_0000	ETV0	1_1000	FLM2		
	0_0001	STV1	0_1001	CKV5	1_0001	ETV1	1_1001	CKV12		
	0_0010	STV2	0_1010	CKV6	1_0010	ETV2	1_1010	CKV13		
	0_0011	STV3	0_1011	CKV7	1_0011	ETV3	1_1011	CKV14		
	0_0100	CKV0	0_1100	CKV8	1_0100	INT	1_1100	CKV15		
	0_0101	CKV1	0_1101	CKV9	1_0101	VEN0	1_1101	Floating		
0_0110	CKV2	0_1110	CKV10	1_0110	VEN1	1_1110	VGH			
0_0111	CKV3	0_1111	CKV11	1_0111	FLM1	1_1111	VGL			
Restriction	-									



2.10.3.SET\_GIP\_R\_GS: SET CGOUTx\_R Mapping, GS\_Panel=1 (Page2-R42~57h)

CMD Add	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
42	R/W	X	X	X	CGOUT1_R_GS [4:0]					
43	R/W	X	X	X	CGOUT2_R_GS [4:0]					
44	R/W	X	X	X	CGOUT3_R_GS [4:0]					
45	R/W	X	X	X	CGOUT4_R_GS [4:0]					
46	R/W	X	X	X	CGOUT5_R_GS [4:0]					
47	R/W	X	X	X	CGOUT6_R_GS [4:0]					
48	R/W	X	X	X	CGOUT7_R_GS [4:0]					
49	R/W	X	X	X	CGOUT8_R_GS [4:0]					
4A	R/W	X	X	X	CGOUT9_R_GS [4:0]					
4B	R/W	X	X	X	CGOUT10_R_GS [4:0]					
4C	R/W	X	X	X	CGOUT11_R_GS [4:0]					
4D	R/W	X	X	X	CGOUT12_R_GS [4:0]					
4E	R/W	X	X	X	CGOUT13_R_GS [4:0]					
4F	R/W	X	X	X	CGOUT14_R_GS [4:0]					
50	R/W	X	X	X	CGOUT15_R_GS [4:0]					
51	R/W	X	X	X	CGOUT16_R_GS [4:0]					
52	R/W	X	X	X	CGOUT17_R_GS [4:0]					
53	R/W	X	X	X	CGOUT18_R_GS [4:0]					
54	R/W	X	X	X	CGOUT19_R_GS [4:0]					
55	R/W	X	X	X	CGOUT20_R_GS [4:0]					
56	R/W	X	X	X	CGOUT21_R_GS [4:0]					
57	R/W	X	X	X	CGOUT22_R_GS [4:0]					
Description	This command sets GIP CGOUTx_R signal mapping when either XOR(GS_Panel, GS)=1. <b>CGOUTx_R_GS[4:0]:</b> Please refer to below table. x=1~22									
	CGOUTx_R_GS	Output	CGOUTx_R_GS	Output	CGOUTx_R_GS	Output	CGOUTx_R_GS	Output	CGOUTx_R_GS	Output
	0_0000	STV0	0_1000	CKV4	1_0000	ETV0	1_1000	FLM2		
	0_0001	STV1	0_1001	CKV5	1_0001	ETV1	1_1001	CKV12		
	0_0010	STV2	0_1010	CKV6	1_0010	ETV2	1_1010	CKV13		
	0_0011	STV3	0_1011	CKV7	1_0011	ETV3	1_1011	CKV14		
	0_0100	CKV0	0_1100	CKV8	1_0100	INT	1_1100	CKV15		
	0_0101	CKV1	0_1101	CKV9	1_0101	VEN0	1_1101	Floating		
	0_0110	CKV2	0_1110	CKV10	1_0110	VEN1	1_1110	VGH		
	0_0111	CKV3	0_1111	CKV11	1_0111	FLM1	1_1111	VGL		
Restriction	-									



2.10.4.SETGIP1: Set GIP Signal Timing\_1 (Page2-R58~6Bh)

CMD Add	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
58	R/W	X	GIP_GAS_ OPT	TGEQL	GIP_RS T_EN	INIT_PORCH[3:0]				40
59	R/W	INIT_W[3:0]			X	INIT[10:8]				00
5A	R/W	INIT[7:0]								00
5B	R/W	X	X	STV_NUM[1:0]	X	X	X	X		10
5C	R/W	STV_S0[7:0]								02
5D	R/W	STV_W[3:0]			X	STV_S1[2:0]				10
5E	R/W	X	X	X	STV_S2[4:0]				01	
5F	R/W	X	X	X	STV_S3[4:0]				02	
60	R/W	ETV_W[3:0]			X	ETV_S1[2:0]				00
61	R/W	X	X	X	ETV_S2[4:0]				01	
62	R/W	X	X	X	ETV_S3[4:0]				02	
63	R/W	SETV_ON[7:0]								03
64	R/W	SETV_OFF[7:0]								7B
65	R/W		ETV_EN	ETV_NUM[1:0]	X	ETV_S0[10:8]				00
66	R/W	ETV_S0 [7:0]								00
67	R/W	CKV0_NUM[3:0]			CKV0_W[3:0]				71	
68	R/W	CKV0_S0[7:0]								04
69	R/W	CKV0_ON[7:0]								06
6A	R/W	CKV0_OFF[7:0]								7B
6B	R/W	CKV0_DUM[7:0]								10





SETGIP2: Set GIP Signal Timing\_2 (Page2-R6C~7Eh)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
6C	R/W	-	-	FLM_M ODE	GEQ_LINE	GEQ_W[3:0]				00	
6D	R/W	-	-	GEQ_GGND1[5:0]						00	
6E	R/W	-	-	GEQ_GGND2[5:0]						00	
6F	R/W	GIPDR[1:0]		-	-	-	CKV_GR OUP	CKV1_C ON	CKV0_C ON	00	
70	R/W	CKV1_NUM[3:0]			CKV1_W[3:0]					00	
71	R/W	CKV1_S0[7:0]								00	
72	R/W	CKV1_ON[7:0]								06	
73	R/W	CKV1_OFF[7:0]								86	
74	R/W	CKV1_DUM[7:0]								00	
75	R/W	FLM_EN	FLM_W[6:0]								00
76	R/W	FLM_ON[7:0]								00	
77	R/W	VEN_EN	VEN_W[10:8]		FLM_NUM	FLM_OFF[10:8]				55	
78	R/W	FLM_OFF[7:0]								00	
79	R/W	VEN_W[7:0]								00	
7A	R/W	VEN_S0[7:0]								05	
7B	R/W	VEN_S1[7:0]								05	
7C	R/W	VEN_DUM[7:0]								00	
7D	R/W	VEN_ON[7:0]								03	
7E	R/W	VEN_OFF[7:0]								86	

JADARD CONFIDENTIAL



Description

This command is used to Setting GIP Signal Timing.

//INIT, Note:INIT signal has no EQ function.


INIT\_PORCH[3:0]: INIT signal porch setting(Unit: frame).

INIT\_W[3:0]: INIT signal frame width setting (Unit: frame).



INIT[10:0]: INIT signal line width setting (Unit: line).

INIT/RESET setting

INIT\_PORCH[3:0]=0000



INIT\_PORCH[3:0]=0100





**//STV**

**STV\_NUM[1:0]:** Start pulse number.

**STV\_W[3:0]:** Start pulse line width setting(Unit: line).

**STV\_S0[10:0]:** Vsync to 1<sup>st</sup> Start pulse porch (Unit: line).

**STV\_S1 [2:0]:** 1<sup>st</sup> Start pulse to 2<sup>nd</sup> Start pulse porch (Unit: line).

**STV\_S2 [4:0]:** 1<sup>st</sup> Start pulse to 3<sup>rd</sup> Start pulse porch (Unit: line).

**STV\_S3 [4:0]:** 1<sup>st</sup> Start pulse to 4<sup>th</sup> Start pulse porch (Unit: line).

**SETV\_ON[7:0]:** Start pulse and End pulse turn on setting (Unit: OSC CLK).

**SETV\_OFF[7:0]:** Start pulse and End pulse turn off setting (Unit: OSC CLK).

**//GIP GAS\_OPT**

**GIP\_GAS\_OPT:** Set CGOUT behavior while abnormal power off. (OTP is need for using this bit.)

0: When abnormal power off occurs, scan blanking frame with higher speed continuously.

1: Pull CGOUTx to VGH or VGL depends on CGOx\_PH\_x setting.(PH=1 keep VGH, PH=0 keep VGL)

**//GIP\_RST\_EN**

**GIP\_RST\_EN:** GIP discharge behavior while HW\_RST occurs.


When sleep in mode, if GIP\_RST\_EN=1, JD9161 will keep CGOUTx will as VGH or GND level via CGOn\_PH\_L/R bit

0: VGL level.

1: VGH level.



Start pulse setting(Max 4 STV control by STV\_NUM[1:0])





**//CKV**

**CKV\_GROUP:** GIP clock group select,

'0'= Only group 0(CKV0~CKV12) ,

'1'=group 0(CKV0~CKV7) & group 1(CKV8~CKV11).

**//CKV0**

**CKV0\_NUM[3:0]:** GIP clock pulse number of group 0.

**CKV0\_W[3:0]:** GIP clock pulse line width setting of group 0(Unit: line) .

**CKV0\_S0[7:0]:** VSYNC to 1<sup>st</sup> GIP clock pulse porch of group 0 (Unit: line).

**CKV0\_ON[7:0]:** GIP clock pulse turn on setting of group 0(Unit: OSC CLK).

**CKV0\_OFF[7:0]:** GIP clock pulse turn off setting of group 0(Unit: OSC CLK).

**CKV0\_CON:** GIP clock pulse continuous Output in blanking area of group 1(CKV0~7). 0: non-continuous, 1: Continuous.

**CKV0\_DUM[7:0]:** GIP clock pulse dummy line setting of group 0(Unit: line).

**//CKV1**

**CKV1\_NUM[3:0]:** GIP clock pulse number of group 1(CKV8~11).

**CKV1\_W[3:0]:** GIP clock pulse line width setting of group 1(CKV8~11)(Unit: line).

**CKV1\_S0 [7:0]:** VSYNC to 1<sup>st</sup> GIP clock pulse porch of group 1(CKV8~11)(Unit: line).

**CKV1\_ON [7:0]:** GIP clock pulse turn on setting of group 1(CKV8~11)(Unit: OSC CLK).

**CKV1\_OFF [7:0]:** GIP clock pulse turn off setting of group 1(CKV8~11)(Unit: OSC CLK).

**CKV1\_CON:** GIP clock pulse continuous Output in blanking area of group 1(CKV8~11). 0: non-continuous, 1: Continuous.

**CKV1\_DUM [7:0]:** GIP clock pulse dummy line setting of group 1(CKV8~11)(Unit: line).



//VEN

**VEN\_W[10:0]:** VEN0 pulse width setting (Unit: line)

**VEN\_S0[7:0]:** VSYNC to VEN0 pulse porch of rising (Unit: line)

**VEN\_S1[7:0]:** VSYNC to VEN1 pulse porch of rising (Unit: line)


**VEN\_DUM[7:0]:** VEN0 falling to VEN1 falling setting (Unit: line)

**VEN\_ON[7:0]:** VEN0/1 period turn on setting(Unit: OSC CLK).

**VEN\_OFF[7:0]:** VEN0/1 period turn off setting(Unit: OSC CLK).

//VEN0 and VEN1


JADARD confidential





//CKV0 and VEN


CKV setting(Max 16 CKV control by CKV0\_NUM[3:0], but only use 12CKV in LTPS type)







//CKV0, CKV1 and VEN

CKV setting(Max 8 CKV control by CKV0\_NUM[3:0], and also max 8 CKV control by CKV1\_NUM[3:0]  
But total only use 12CKV in LTPS type)




Note: Some panels need two different CKV





//CKV Dummy and CKV\_CON



//ETV

- ETV\_NUM[1:0]:** End pulse number.
- ETV\_W[3:0]:** End pulse line width setting (Unit: line).
- ETV\_S0 [10:0]:** VSYNC to 1<sup>st</sup> End pulse porth (Unit: line).
- ETV\_S1[2:0]:** 1<sup>st</sup> End pulse to 2<sup>nd</sup> End pulse porth (Unit: line)..



**ETV\_S2 [4:0]:** 1<sup>st</sup> End pulse to 3<sup>rd</sup> End pulse porth (Unit: line)..

**ETV\_S3 [4:0]:** 1<sup>st</sup> End pulse to 4<sup>th</sup> End pulse porth (Unit: line).


**//ETV\_EN**

**ETV\_EN:** ETV signal block enable.

0: Stop ETV signal control block, saving power.

1: Enable ETV signal control block.

JADARD confidential





**//FLM**

**FLM\_NUM:** FLM pulse number(0 or 1).

**FLM\_W[6:0]:** Frame number setting for FLM signal (Unit: frame).

**FLM\_ON[7:0]:** FLM pulse turn on setting (Unit: line).

**FLM\_OFF[10:0]:** FLM pulse turn off setting (Unit: line).

**FLM\_ON\_TU[7:0]:** FLM pulse turn on setting (Unit: 8\*osc).

**FLM\_OFF\_TU[8:0]:** FLM pulse turn off setting (Unit: 8\*osc).

**FLM\_EN:** FLM signal block enable.


**FLM\_MODE:** FLM signal mode select.

0: Stop FLM signal control block, saving power.

1: Enable FLM signal control block.

Note:FLM signal has no EQ function.


JADARD confidential



JADARD CONFIDENTIAL




FLM\_NUM=1 & FLM\_W[6:0]=0x03 when FLM\_MODE=0



FLM\_NUM=1 & FLM\_W[6:0]=0x03 when FLM\_MODE=1

Note: when FLM\_MODE=1, FLM\_W must >0x00



JADARD CONFIDENTIAL





	<p><b>//GIPDR[1:0]</b> <b>GPIDR[1:0]:</b> GIP CGOx PAD driving ability 00: 25% driving ability. 01: 50% driving ability. 10: 75% driving ability. 11: 100% driving ability.</p>
Restriction	-

JADARD confidential




2.10.5.SET\_GIP\_OPT: Set GIP Option (Page2-R7F~80h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
7F	R/W	X	GIP_OPT0 [6:0]								
80	R/W	GIP_OPT1 [7:0]									
Description	This command is used to set additional GIP timing option.										
Restriction	-										



2.10.6.SETGIP5: SET GIP Signal Timing\_5(Page2-R81~89h)

CMD/Pas	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
81	R/W	-	FLM_EQ	ETV_BLK_S0[10:8]			STV_BLK_S0[10:8]			00
82	R/W	STV_BLK_S0[7:0]								00
83	R/W	ETV_BLK_S0[7:0]								00
84	R/W	STV_BLK_S2[3:0]				STV_BLK_S1[3:0]				00
85	R/W	STV_OPT[3:0]				STV_BLK_S3[3:0]				00
86	R/W	ETV_BLK_S2[3:0]				ETV_BLK_S1[3:0]				00
87	R/W	ETV_OPT[3:0]				ETV_BLK_S3[3:0]				00
88	R/W	FLM_ON_TU[7:0]								00
89	R/W	FLM_OFF_TU[7:0]								00
Description	<p>This command sets GIP Signal .</p> <p><b>STV_OPT[3:0]:</b> 2<sup>nd</sup> STV pulse control.</p> <p><b>STV_BLK_S0[10:0]:</b> 2<sup>nd</sup> STV0 to 1<sup>st</sup> STV0 porch (Unit: line).</p> <p><b>STV_BLK_S1 [3:0]:</b> 2<sup>nd</sup> STV1 to 2<sup>nd</sup> STV0 porch (Unit: line).</p> <p><b>STV_BLK_S2 [3:0]:</b> 2<sup>nd</sup> STV2 to 2<sup>nd</sup> STV0 porch (Unit: line).</p> <p><b>STV_BLK_S3 [3:0]:</b> 2<sup>nd</sup> STV3 to 2<sup>nd</sup> STV0 porch (Unit: line).</p> <p><b>ETV_OPT[3:0]:</b> 2<sup>nd</sup> ETV pulse control.</p> <p><b>ETV_BLK_S0[10:0]:</b> 2<sup>nd</sup> ETV0 to 1<sup>st</sup> ETV0 porch (Unit: line).</p> <p><b>ETV_BLK_S1 [3:0]:</b> 2<sup>nd</sup> ETV1 to 2<sup>nd</sup> ETV0 porch (Unit: line).</p> <p><b>ETV_BLK_S2 [3:0]:</b> 2<sup>nd</sup> ETV2 to 2<sup>nd</sup> ETV0 porch (Unit: line).</p> <p><b>ETV_BLK_S3 [3:0]:</b> 2<sup>nd</sup> ETV3 to 2<sup>nd</sup> ETV0 porch (Unit: line).</p> <p><b>FLM_EQ:</b> FLM EQ function control. <b>1:</b>Enable EQ funtion.</p> <p><b>FLM_ON_TU[7:0]:</b> FLM pulse turn on setting (Unit: 4*osc).</p> <p><b>FLM_OFF_TU[7:0]:</b> FLM pulse turn off setting (Unit: 4*osc).</p>									





2.10.7.SET\_GIP\_BIF: SET GIP Blanking In Frame (Page2-R8B~8Dh)


CMD/Pas	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
8B	R/W	-	GIP_OPT2[4:0]					CKV_BIF_S [9:8]		00
8C	R/W	CKV_BIF_S[7:0]							00	
8D	R/W	CKV_BIF_W[7:0]							00	
Description	This command sets GIP Signal for Tianma blanking in frame function. <b>GIP_OPT2[4:0]:</b> internal used, not open <b>CKV_BIF_S[9:0]:</b> reversed. <b>CKV_BIF_W[7:0]:</b> reversed.									
Restriction	-									


JADARD confidential



2.10.8.SETGIP3: SET GIP Signal Timing\_3(Page2-R8E~92h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
8E	R/W	X	X	X	X	X	X	FLM_ON_LRN_EN	FLM_OFF_LRN_EN	01
8F	R/W	AGON_EN	AGON_OPT	AGON_LINE0	AGON_LINE1	AGON_DLY[3:0]			02	
90	R/W	AGON_S[3:0]			AGON_W[3:0]			03		
91	R/W	AGON_ON0[7:0]							08	
92	R/W	AGON_ON1[7:0]							08	
Restriction	<p>This command sets GIP Signal width setting during different temprature.</p> <p><b>FLM_ON_LRN_EN:</b> FLM signal on edge learning function enable.</p> <p><b>FLM_OFF_LRN_EN:</b> FLM signal off edge learning function enable</p> <p><b>AGON_EN:</b> All gate on function enable.</p> <p><b>AGON_OPT:</b> All gate on function option.</p> <p><b>AGON_LINE0:</b> All gate on function control for gruop 0</p> <p><b>AGON_LINE1:</b> All gate on function control for gruop 1</p> <p><b>AGON_DLY[3:0]:</b> All gate on function delay control, 200 ns/step</p> <p><b>AGON_S[3:0]:</b> All gate on function shift</p> <p><b>AGON_W[3:0]:</b> All gate on function width</p> <p><b>AGON_ON0[7:0]:</b> All gate on function on time for group 0</p> <p><b>AGON_ON1[7:0]:</b> All gate on function on time for group 1.</p>									





JADARD Confidential

**2.11. Jadard page 3 command description****2.11.1.CE CTRL0: Color Enhancement Control 0 (Page3-R 00h)**

CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
00h	R/W	X	X	X	X	X	X	X	CE_OT PROM_ VLD	
Description	This command is used to control the color enhancement function. <b>CE_OTP_ROM_VLD:</b> Set CE reload register is come rom internal ROM code or OTP or keep initial setting. 0: Keep initial setting 1: Reload from OTP or internal ROM code.									
Restriction	-									

JADARD confidential



2.11.2.CE CTRL1 : Color Enhancement Control 1 (Page3-R01h)

CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
01h	R/W	X	X	X	X	ce_edg_mode[1:0]		ce_sat_mode[1:0]		
Description	ce_sat_mode[1:0]: SATURATION enhance mode;									
	ce_sat_mode[1:0]		Mode							
	00		OFF							
	01		LOW							
	10		MED							
	11		HIGH							
	ce_edg_mode[1:0]: EDGE enhance mode;									
	ce_edg_mode[1:0]		Mode							
	00		OFF							
	01		LOW							
10		MED								
11		HIGH								
Restriction	-									

JADARD CONFIDENTIAL




2.11.3.CE PRM: CE Related Parameter Setting (Page3-R02h~R2Ah)


CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
R02h	R/W	X	X	X	CE_ED G_SP_ PROT	CE_SAT _SP_P ROT	CE_CO L_EN	CE_HU E_EN	CE_VV _EN		
R03h	R/W	X	CE_THREF[2:0]			X	CE_THSAT[2:0]				
R04h	R/W	X	CE_THGREY[2:0]			X	CE_THCOLOR[2:0]				
R05h	R/W	CE_SAT_OFFS[7:0]									
R06h	R/W	CE_REF_OFFS[7:0]									
R07h	R/W	X	X	X	X	X	CE_THCOLOR2[2:0]				
R08h	R/W	CE_COL_OFFS[7:0]									
R09h	R/W	CE_SG016[3:0]				CE_SG000[3:0]					
R0Ah	R/W	CE_SG048[3:0]				CE_SG032[3:0]					
R0Bh	R/W	CE_SG080[3:0]				CE_SG064[3:0]					
R0Ch	R/W	CE_SG112[3:0]				CE_SG096[3:0]					
R0Dh	R/W	CE_SG144[3:0]				CE_SG128[3:0]					
R0Eh	R/W	CE_SG176[3:0]				CE_SG160[3:0]					
R0Fh	R/W	CE_SG208[3:0]				CE_SG192[3:0]					
R10h	R/W	CE_SG240[3:0]				CE_SG224[3:0]					
R11h	R/W	X	X	X	X	CE_SG255[3:0]					
R12h	R/W	X	X	CE_HUE_TBL00[5:0]							
R13h	R/W	X	X	CE_HUE_TBL01[5:0]							
R14h	R/W	X	X	CE_HUE_TBL02[5:0]							
R15h	R/W	X	X	CE_HUE_TBL03[5:0]							
R16h	R/W	X	X	CE_HUE_TBL04[5:0]							
R17h	R/W	X	X	CE_HUE_TBL05[5:0]							
R18h	R/W	X	X	CE_HUE_TBL06[5:0]							
R19h	R/W	X	X	CE_HUE_TBL07[5:0]							
R1Ah	R/W	X	X	CE_HUE_TBL08[5:0]							
R1Bh	R/W	X	X	CE_HUE_TBL09[5:0]							
R1Ch	R/W	X	X	CE_HUE_TBL10[5:0]							
R1Dh	R/W	X	X	CE_HUE_TBL11[5:0]							
R1Eh	R/W	X	X	CE_HUE_TBL12[5:0]							
R1Fh	R/W	X	X	CE_HUE_TBL13[5:0]							
R20h	R/W	X	X	CE_HUE_TBL14[5:0]							
R21h	R/W	X	X	CE_HUE_TBL15[5:0]							
R22h	R/W	X	X	CE_HUE_TBL16[5:0]							
R23h	R/W	X	X	CE_HUE_TBL17[5:0]							



R24h	R/W	X	X	CE_HUE_TBL18[5:0]	
R25h	R/W	X	X	CE_HUE_TBL19[5:0]	
R26h	R/W	X	X	CE_HUE_TBL20[5:0]	
R27h	R/W	X	X	CE_HUE_TBL21[5:0]	
R28h	R/W	X	X	CE_HUE_TBL22[5:0]	
R29h	R/W	X	X	CE_HUE_TBL23[5:0]	
R2Ah	R/W	CE_EDG_FAC2[3:0]		CE_EDG_FAC1[3:0]	
Description	<p>This command is used to control the image enhancement function.</p> <p><b>ce_edg_sp_prot:</b> If special pattern be detected, edge enhancement will be disabled with the protection is active. 0: no protect 1: protect</p> <p><b>ce_sat_sp_prot:</b> If special pattern be detected, saturation enhancement will be disabled with the protection is active. 0: no protect 1: protect</p> <p><b>ce_col_en:</b> Enable second color threshold of color protect in color enhancement. 0: disable 1: enable</p> <p><b>ce_hue_en:</b> Enable hue factor of local gain in color enhancement. 0: disable 1: enable</p> <p><b>ce_vv_en:</b> Enable reflection protect and saturation protect in color enhancement. 0: disable 1: enable</p> <p><b>ce_THSAT[2:0]:</b> Saturation local gain factor threshold. Factor decreases when per pixel saturation (<math>RGB_{max}-RGB_{min}</math>) is greater than this threshold.</p> <p><b>ce_SAT_OFFS[7:0]:</b> Saturation local gain factor offset.</p> <ol style="list-style-type: none"> <li>Let the TH_SAT to higher gray</li> <li>factor' = factor * (256-TH-OFFS) / (256-TH)</li> </ol> <p>SAT_OFFS should be less than (256- TH_SAT)</p>				



ce_THREF[2:0]	Threshold
0x0	0
0x1	248
0x2	240
0x3	224
0x4	192
0x5	128
Others	0



A. Shift the TH\_SAT to higher gray.

$$NEW\_TH = TH\_SAT + SAT\_OFFS \quad (2-1)$$

B. Reduce max factor.

$$NEW\_factor = factor \times \frac{256 - TH\_SAT - SAT\_OFFS}{256 - TH\_SAT} \quad (2-2)$$


In follow figure, there are three curves:

Assume fac = 16,

Blue curve: TH = 128, OFFS = 0  
 NEW\_TH = 128 + 0 = 128  
 NEW\_factor = fac\*(256-128-0)/(256-128) = 16

Red curve: TH = 128, OFFS = 20  
 NEW\_TH = 128 + 20 = 148,  
 NEW\_factor = fac\*(256-128-20)/(256-128) = 13

Green curve: TH = 128, OFFS = 96  
 NEW\_TH = 128 + 96 = 224  
 NEW\_factor = fac\*(256-128-96)/(256-128) = 4



**ce\_THREF[2:0]:** Saturation local gain factor threshold.

Factor decreases when per pixel reflection ( $RGB_{max}$ ) is greater than this threshold.

**ce\_REF\_OFFS[7:0]:** Saturation local gain factor offset.

1. Let the TH\_REF to higher gray
  2.  $factor' = factor * (256 - TH - OFFS) / (256 - TH)$
- REF\_OFFS should be less than  $(256 - TH\_REF)$


Original



After Enhance



ce_THREF[2:0]	Threshold
0x0	0
0x1	248
0x2	240
0x3	224
0x4	192
0x5	128
Others	0



A. Shift the TH\_REF to higher gray.

$$NEW\_TH = TH\_REF + REF\_OFFS \quad (2-3)$$

B. Reduce max factor.

$$NEW\_factor = factor \times \frac{256 - TH\_REF - REF\_OFFS}{256 - TH} \quad (2-4)$$

In follow figure, there are three curves:


Assume  $fac = 16$ ,



Blue curve: TH = 128, OFFS = 0  
 NEW\_TH = 128 + 0 = 128  
 NEW\_factor = fac\*(256-128-0)/(256-128) =16

Red curve: TH = 128, OFFS = 20  
 NEW\_TH = 128 + 20 = 148,  
 NEW\_factor = fac\*(256-128-20)/(256-128) =13


Green curve: TH = 128, OFFS = 96  
 NEW\_TH = 128 + 96 = 224  
 NEW\_factor = fac\*(256-128-96)/(256-128) =4



**ce\_THCOLOR[2:0]:** Saturation local gain factor threshold.  
 Factor decreases when per pixel colorful ( $RGB_{min}$ ) is smaller than this threshold.

**ce\_THCOLOR2[2:0]:** Saturation local gain factor threshold.  
 Factor decreases when per pixel colorful ( $RGB_{min}$ ) is smaller than this threshold.  
 Second threshold to protect special range  
 value range : 0x0: 0, 0x1: 008, 0x2: 016, 0x3: 032, 0x4: 064, 0x5: 128, others: 0  
 TH\_COLOR2 should be greater than TH\_COLOR

**ce\_COL\_OFFS[7:0]:** Saturation local gain factor offset.  
 Let the TH\_COLOR2 to lower gray  
 COL\_OFFS should be less than (TH\_COLOR2 - TH\_COLOR)



ce_THCOLOR[2:0]/	Threshold	factor ↑
------------------	-----------	----------



<b>ce_THCOLOR2[2:0]</b>	
0x0	0
0x1	008
0x2	016
0x3	032
0x4	064
0x5	128
Others	0

A. Shift the TH\_COLOR2 to lower gray.

$$NEW\_TH\ 2 = TH\_COLOR\ 2 - COL\_OFFS \tag{2-5}$$

B. Raise the lowest factor

$$Lowest\_point = 32 \times \frac{TH\_COLOR + COL\_OFFS}{TH\_COLOR\ 2} \tag{2-6}$$

In follow figure, there are three curves:

Assume fac = 16,

Blue curve: rg\_ce\_THCOLOR = 64, Not second turning point.

rg\_col\_en = 0, rg\_ce\_THCOLOR2 = don't care, rg\_ce\_COL\_OFFS = don't care

Red curve: rg\_ce\_THCOLOR = 64,

rg\_col\_en = 1, rg\_ce\_THCOLOR2 = 128, rg\_ce\_COL\_OFFS = 0

Second turning point = 128 - 0 = 128


Lowest point = fac\*(64+0)/(128) = 8

Green curve: rg\_ce\_THCOLOR = 64,

rg\_col\_en = 1, rg\_ce\_THCOLOR2 = 128, rg\_ce\_COL\_OFFS = 16

Second turning point = 128 - 16 = 112

Lowest point = fac\*(64+16)/(128) = 10



**ce\_THGREY[2:0]:** Saturation local gain factor threshold.

Factor decreases when per pixel gray (RGBmax-RGBmin) is smaller than this threshold.



Original



After enhance




ce_TH_GREY [2:0]	Threshold
0x0	0
0x1	008
0x2	016
0x3	032
0x4	064
0x5	128
Others	0




**ce\_SGXXX[4:0]:** Saturation global gain. Gain = 1 + (value/16)

Algorithm will calculate whole image saturation average to select the global saturation gain. And then check per pixel characteristic to give it a local gain factor to avoid over enhancement. It's also allowed different gain factor in different hue angles.



**CE\_HUE\_TBLXX[5:0]:** Hue factor of saturation gain. Don't be set 0.

Use user definition to decide different gain factors in different hue angles.



**CE\_EDG\_FAC1[3:0]:** Edge enhance gain  $k_1$ .  
 0 for largest enhance, 7 for smallest enhance

**CE\_EDG\_FAC2[3:0]:** Edge enhance gain  $k_2$ .  
 0 for largest enhance, 7 for smallest enhance

See function

Value >7, edge enhance OFF

$$\text{Gain} = \begin{cases} 1, & rg\_ce\_EDG\_FAC = 0 \\ 1/2, & rg\_ce\_EDG\_FAC = 1 \\ 1/4, & rg\_ce\_EDG\_FAC = 2 \\ 1/8, & rg\_ce\_EDG\_FAC = 3 \\ 1/16, & rg\_ce\_EDG\_FAC = 4 \\ 1/32, & rg\_ce\_EDG\_FAC = 5 \\ 1/64, & rg\_ce\_EDG\_FAC = 6 \\ 1/128, & rg\_ce\_EDG\_FAC = 7 \\ 0, & rg\_ce\_EDG\_FAC = \text{Others} \end{cases}$$



(a)  $rg\_ce\_EDG\_FAC1=8$ , OFF



(b)  $rg\_ce\_EDG\_FAC1=0$ ,



	<p>rg_ce_EDG_FAC2=8</p>  <p>(c) rg_ce_EDG_FAC1=1, rg_ce_EDG_FAC2=8</p>	<p>rg_ce_EDG_FAC2=8</p>  <p>(d) rg_ce_EDG_FAC1=2, rg_ce_EDG_FAC2=8</p>
Restriction	-	

JADARD confidential



2.11.4.DGC\_CTRL: DGC Control Register (Page3- R2Bh~ R2Fh)

CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R2Bh	R/W	-	-	-	-	-	-	-	DGC_EN	
R2Ch	R/W	-	-	-	-	-	-	DGC_SELECT[1:0]		
R2Dh	R/W	-	-	-	DTR_EN	DGC_CHKSUM_EN[2:0]		DGC_REG_SYNC_GT		
R2Eh	R/W	DGC_GT_BYTE0[7:0]								
R2Fh	R/W	DGC_GT_BYTE1[7:0]								
Description	This command is used to set DGC control setting.									
	<b>DGC_EN</b> : Digital gamma control enable/disable.									
	<b>DGC_SELECT[1:0]</b> : Mux selection for DGC.									
	DGC_SELECT[1:0]		By Pass		DGC1		DGC2			
	0h		R		G		B			
1h		G		R		B				
2h		B		G		R				
3h		R		G		B				
<b>DTR_EN</b> : Dithering enable.										
<b>DGC_CHKSUM_EN[2:0]</b> : Set internal checksum function enable/disable.										
<b>DGC_REG_SYNC_GT</b> : Set register sync with external VSYNC enable/disable.										
<b>DGC_GT_BYTE0[7:0]</b> : Clock gating enable for DGC block										
<b>DGC_GT_BYTE1[7:0]</b> : Clock gating enable for DGC block										
Restriction										

JADARD Confidential



2.11.5.SET\_DIGITAL\_GAMMA1: Set Gamma Curve 1 (Page3-R30h~ R53h)

CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
R30h	R/W	-	DGC_GAMMA1_GAIN[6:0]								-
R31h	R/W	DGC_GAMMA1_OFFSET[3:0]			DGC_GAMMA1_000[3:0]					-	
R32h	R/W	DGC_GAMMA1_004[3:0]			DGC_GAMMA1_008[3:0]						
R33h	R/W	DGC_GAMMA1_012[3:0]			DGC_GAMMA1_016[3:0]						
R34h	R/W	DGC_GAMMA1_020[3:0]			DGC_GAMMA1_024[3:0]						
R35h	R/W	DGC_GAMMA1_028[3:0]			DGC_GAMMA1_032[3:0]						
R36h	R/W	DGC_GAMMA1_036[3:0]			DGC_GAMMA1_040[3:0]						
R37h	R/W	DGC_GAMMA1_044[3:0]			DGC_GAMMA1_048[3:0]						
R38h	R/W	DGC_GAMMA1_052[3:0]			DGC_GAMMA1_056[3:0]						
R39h	R/W	DGC_GAMMA1_060[3:0]			DGC_GAMMA1_064[3:0]						
R3Ah	R/W	DGC_GAMMA1_068[3:0]			DGC_GAMMA1_072[3:0]						
R3Bh	R/W	DGC_GAMMA1_076[3:0]			DGC_GAMMA1_080[3:0]						
R3Ch	R/W	DGC_GAMMA1_084[3:0]			DGC_GAMMA1_088[3:0]						
R3Dh	R/W	DGC_GAMMA1_092[3:0]			DGC_GAMMA1_096[3:0]						
R3Eh	R/W	DGC_GAMMA1_100[3:0]			DGC_GAMMA1_104[3:0]						
R3Fh	R/W	DGC_GAMMA1_108[3:0]			DGC_GAMMA1_112[3:0]						
R40h	R/W	DGC_GAMMA1_116[3:0]			DGC_GAMMA1_120[3:0]						
R41h	R/W	DGC_GAMMA1_124[3:0]			DGC_GAMMA1_128[3:0]						
R42h	R/W	DGC_GAMMA1_132[3:0]			DGC_GAMMA1_136[3:0]						
R43h	R/W	DGC_GAMMA1_140[3:0]			DGC_GAMMA1_144[3:0]						
R44h	R/W	DGC_GAMMA1_148[3:0]			DGC_GAMMA1_152[3:0]						
R45h	R/W	DGC_GAMMA1_156[3:0]			DGC_GAMMA1_160[3:0]						
R46h	R/W	DGC_GAMMA1_164[3:0]			DGC_GAMMA1_168[3:0]						
R47h	R/W	DGC_GAMMA1_172[3:0]			DGC_GAMMA1_176[3:0]						
R48h	R/W	DGC_GAMMA1_180[3:0]			DGC_GAMMA1_184[3:0]						
R49h	R/W	DGC_GAMMA1_188[3:0]			DGC_GAMMA1_192[3:0]						
R4Ah	R/W	DGC_GAMMA1_196[3:0]			DGC_GAMMA1_200[3:0]						
R4Bh	R/W	DGC_GAMMA1_204[3:0]			DGC_GAMMA1_208[3:0]						
R4Ch	R/W	DGC_GAMMA1_212[3:0]			DGC_GAMMA1_216[3:0]						
R4Dh	R/W	DGC_GAMMA1_220[3:0]			DGC_GAMMA1_224[3:0]						
R4Eh	R/W	DGC_GAMMA1_228[3:0]			DGC_GAMMA1_232[3:0]						
R4Fh	R/W	DGC_GAMMA1_236[3:0]			DGC_GAMMA1_240[3:0]						
R50h	R/W	DGC_GAMMA1_244[3:0]			DGC_GAMMA1_248[3:0]						
R51h	R/W	DGC_GAMMA1_252[3:0]			DGC_GAMMA1_253[3:0]						
R52h	R/W	DGC_GAMMA1_254[3:0]			DGC_GAMMA1_255[3:0]						



R53h	R/W	-	-	-	-	DGC_GAMMA1_OFFSE T_MAG[1:0]	DGC_GAMMA1_ DELTA_MAG[1:0]	-																																				
Description	<p>This command is used to set DGC2 dithering mapping control.</p> <p>Register can set LUT point with 67 point. ( 0, 4, 8, 12....252, 4/step, have 64 points. Other 3 point = 253, 254, 255. Totally 67 points. )</p> <p><b>DGC_GAMMA1_GAIN[6:0]:</b> Change slop of LUT, range= 0 ~ 1. All LUT points will apply same gain setting. Formula: LUT_Gain = Gain [6:0] / 64. Example: Gain[6:0]=0x00, LUT_Gain = 0 Gain[6:0]=0x40, LUT_Gain = 1</p> <p><b>DGC_GAMMA1_OFFSET[3:0]:</b> Set same center offset value for all LUT points. When DGC_GAMMA1_OFFSET_MAG[1:0]=00, offset = { [3:0] } = { -8 ~ 7 } Example:</p> <table border="1" data-bbox="304 987 1460 1480"> <thead> <tr> <th>DGC_GAMMA1_OFFS ET[3:0]</th> <th>Offset Value</th> <th>DGC_GAMMA1_OFFS ET[3:0]</th> <th>Offset Value</th> </tr> </thead> <tbody> <tr><td>4'b0000</td><td>0</td><td>4'b1000</td><td>-8</td></tr> <tr><td>4'b0001</td><td>1</td><td>4'b1001</td><td>-7</td></tr> <tr><td>4'b0010</td><td>2</td><td>4'b1010</td><td>-6</td></tr> <tr><td>4'b0011</td><td>3</td><td>4'b1011</td><td>-5</td></tr> <tr><td>4'b0100</td><td>4</td><td>4'b1100</td><td>-4</td></tr> <tr><td>4'b0101</td><td>5</td><td>4'b1101</td><td>-3</td></tr> <tr><td>4'b0110</td><td>6</td><td>4'b1110</td><td>-2</td></tr> <tr><td>4'b0111</td><td>7</td><td>4'b1111</td><td>-1</td></tr> </tbody> </table> <p><b>DGC_GAMMA1_xxx[3:0] :</b> Each LUT point can increase / decrease delta value. When DGC_GAMMA1_DELTA_MAG [1:0]=00, Delta = { [3:0] } = { -8 ~ 7 }</p> <p><b>DGC_GAMMA1_OFFSET_MAG[1:0] :</b> Set ratio of multiplication for Offset. When DGC_GAMMA1_OFFSET_MAG [1:0]=00/01/10/11 ( The ratio of multiplication = 1 / 2 / 4 / 8 )</p> <p><b>DGC_GAMMA1_DELTA_MAG[1:0] :</b> Set ratio of multiplication for Delta. When DGC_GAMMA1_DELTA_MAG [1:0]=00/01/10/11 ( The ratio of multiplication = 1 / 2 / 4 / 8 )</p>								DGC_GAMMA1_OFFS ET[3:0]	Offset Value	DGC_GAMMA1_OFFS ET[3:0]	Offset Value	4'b0000	0	4'b1000	-8	4'b0001	1	4'b1001	-7	4'b0010	2	4'b1010	-6	4'b0011	3	4'b1011	-5	4'b0100	4	4'b1100	-4	4'b0101	5	4'b1101	-3	4'b0110	6	4'b1110	-2	4'b0111	7	4'b1111	-1
	DGC_GAMMA1_OFFS ET[3:0]	Offset Value	DGC_GAMMA1_OFFS ET[3:0]	Offset Value																																								
4'b0000	0	4'b1000	-8																																									
4'b0001	1	4'b1001	-7																																									
4'b0010	2	4'b1010	-6																																									
4'b0011	3	4'b1011	-5																																									
4'b0100	4	4'b1100	-4																																									
4'b0101	5	4'b1101	-3																																									
4'b0110	6	4'b1110	-2																																									
4'b0111	7	4'b1111	-1																																									
Restriction	-																																											



2.11.6.SET\_DIGITAL\_GAMMA2: Set Gamma Curve 2 (Page3-R54h~ R77h)

CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
R54h	R/W	-	DGC_GAMMA2_GAIN[6:0]								-
R55h	R/W	DGC_GAMMA2_OFFSET[3:0]			DGC_GAMMA2_000[3:0]					-	
R56h	R/W	DGC_GAMMA2_004[3:0]			DGC_GAMMA2_008[3:0]						
R57h	R/W	DGC_GAMMA2_012[3:0]			DGC_GAMMA2_016[3:0]						
R58h	R/W	DGC_GAMMA2_020[3:0]			DGC_GAMMA2_024[3:0]						
R59h	R/W	DGC_GAMMA2_028[3:0]			DGC_GAMMA2_032[3:0]						
R5Ah	R/W	DGC_GAMMA2_036[3:0]			DGC_GAMMA2_040[3:0]						
R5Bh	R/W	DGC_GAMMA2_044[3:0]			DGC_GAMMA2_048[3:0]						
R5Ch	R/W	DGC_GAMMA2_052[3:0]			DGC_GAMMA2_056[3:0]						
R5Dh	R/W	DGC_GAMMA2_060[3:0]			DGC_GAMMA2_064[3:0]						
R5Eh	R/W	DGC_GAMMA2_068[3:0]			DGC_GAMMA2_072[3:0]						
R5Fh	R/W	DGC_GAMMA2_076[3:0]			DGC_GAMMA2_080[3:0]						
R60h	R/W	DGC_GAMMA2_084[3:0]			DGC_GAMMA2_088[3:0]						
R61h	R/W	DGC_GAMMA2_092[3:0]			DGC_GAMMA2_096[3:0]						
R62h	R/W	DGC_GAMMA2_100[3:0]			DGC_GAMMA2_104[3:0]						
R63h	R/W	DGC_GAMMA2_108[3:0]			DGC_GAMMA2_112[3:0]						
R64h	R/W	DGC_GAMMA2_116[3:0]			DGC_GAMMA2_120[3:0]						
R65h	R/W	DGC_GAMMA2_124[3:0]			DGC_GAMMA2_128[3:0]						
R66h	R/W	DGC_GAMMA2_132[3:0]			DGC_GAMMA2_136[3:0]						
R67h	R/W	DGC_GAMMA2_140[3:0]			DGC_GAMMA2_144[3:0]						
R68h	R/W	DGC_GAMMA2_148[3:0]			DGC_GAMMA2_152[3:0]						
R69h	R/W	DGC_GAMMA2_156[3:0]			DGC_GAMMA2_160[3:0]						
R6Ah	R/W	DGC_GAMMA2_164[3:0]			DGC_GAMMA2_168[3:0]						
R6Bh	R/W	DGC_GAMMA2_172[3:0]			DGC_GAMMA2_176[3:0]						
R6Ch	R/W	DGC_GAMMA2_180[3:0]			DGC_GAMMA2_184[3:0]						
R6Dh	R/W	DGC_GAMMA2_188[3:0]			DGC_GAMMA2_192[3:0]						
R6Eh	R/W	DGC_GAMMA2_196[3:0]			DGC_GAMMA2_200[3:0]						
R6Fh	R/W	DGC_GAMMA2_204[3:0]			DGC_GAMMA2_208[3:0]						
R70h	R/W	DGC_GAMMA2_212[3:0]			DGC_GAMMA2_216[3:0]						
R71h	R/W	DGC_GAMMA2_220[3:0]			DGC_GAMMA2_224[3:0]						
R72h	R/W	DGC_GAMMA2_228[3:0]			DGC_GAMMA2_232[3:0]						
R73h	R/W	DGC_GAMMA2_236[3:0]			DGC_GAMMA2_240[3:0]						
R74h	R/W	DGC_GAMMA2_244[3:0]			DGC_GAMMA2_248[3:0]						
R75h	R/W	DGC_GAMMA2_252[3:0]			DGC_GAMMA2_253[3:0]						
R76h	R/W	DGC_GAMMA2_254[3:0]			DGC_GAMMA2_255[3:0]						
R77h	R/W	-	-	-	-	DGC_GAMMA2_OF		DGC_GAMMA2_		-	



					FSET_MAG[1:0]	DELTA_MAG[1:0]																																					
Description	<p>This command is used to set DGC1 dithering mapping control.</p> <p>Register can set LUT point with 67 point. ( 0, 4, 8, 12....252, 4/step, have 64 points. Other 3 point = 253, 254, 255. Totally 67 points. )</p> <p><b>DGC_GAMMA2_GAIN[6:0]:</b> Change slop of LUT, range= 0 ~ 1. All LUT points will apply same gain setting.</p> <p>Formula: LUT_Gain = Gain [6:0] / 64.</p> <p>Example:</p> <p>Gain[6:0]=0x00, LUT_Gain = 0</p> <p>Gain[6:0]=0x40, LUT_Gain = 1</p> <p><b>DGC_GAMMA2_OFFSET[3:0]:</b> Set same center offset value for all LUT points.</p> <p>When DGC_GAMMA2_OFFSET_MAG[1:0]=00, offset = { [3:0] } = { -8 ~ 7 }</p> <p>Example:</p> <table border="1"> <thead> <tr> <th>DGC_GAMMA2_OFFS ET[3:0]</th> <th>Offset Value</th> <th>DGC_GAMMA2_OFFS ET[3:0]</th> <th>Offset Value</th> </tr> </thead> <tbody> <tr><td>4'b0000</td><td>0</td><td>4'b1000</td><td>-8</td></tr> <tr><td>4'b0001</td><td>1</td><td>4'b1001</td><td>-7</td></tr> <tr><td>4'b0010</td><td>2</td><td>4'b1010</td><td>-6</td></tr> <tr><td>4'b0011</td><td>3</td><td>4'b1011</td><td>-5</td></tr> <tr><td>4'b0100</td><td>4</td><td>4'b1100</td><td>-4</td></tr> <tr><td>4'b0101</td><td>5</td><td>4'b1101</td><td>-3</td></tr> <tr><td>4'b0110</td><td>6</td><td>4'b1110</td><td>-2</td></tr> <tr><td>4'b0111</td><td>7</td><td>4'b1111</td><td>-1</td></tr> </tbody> </table>							DGC_GAMMA2_OFFS ET[3:0]	Offset Value	DGC_GAMMA2_OFFS ET[3:0]	Offset Value	4'b0000	0	4'b1000	-8	4'b0001	1	4'b1001	-7	4'b0010	2	4'b1010	-6	4'b0011	3	4'b1011	-5	4'b0100	4	4'b1100	-4	4'b0101	5	4'b1101	-3	4'b0110	6	4'b1110	-2	4'b0111	7	4'b1111	-1
	DGC_GAMMA2_OFFS ET[3:0]	Offset Value	DGC_GAMMA2_OFFS ET[3:0]	Offset Value																																							
4'b0000	0	4'b1000	-8																																								
4'b0001	1	4'b1001	-7																																								
4'b0010	2	4'b1010	-6																																								
4'b0011	3	4'b1011	-5																																								
4'b0100	4	4'b1100	-4																																								
4'b0101	5	4'b1101	-3																																								
4'b0110	6	4'b1110	-2																																								
4'b0111	7	4'b1111	-1																																								
	<p><b>DGC_GAMMA2_xxx[3:0] :</b> Each LUT point can increase / decrease delta value.</p> <p>When DGC_GAMMA2_DELTA_MAG[1:0]=00, Delta = { [3:0] } = { -8 ~ 7 }</p> <p><b>DGC_GAMMA2_OFFSET_MAG[1:0] :</b> Set ratio of multiplication for Offset.</p> <p>When DGC_GAMMA2_OFFSET_MAG [1:0]=00/01/10/11 ( The ratio of multiplication = 1 / 2/ 4 / 8 )</p> <p><b>DGC_GAMMA2_DELTA_MAG[1:0] :</b> Set ratio of multiplication for Delta.</p> <p>When DGC_GAMMA2_DELTA_MAG [1:0]=00/01/10/11 ( The ratio of multiplication = 1 / 2/ 4 / 8 )</p>																																										
Restriction	-																																										



2.11.7.PWM\_CTRL: PWM Control (Page3-R98h~R9Ch)

CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R98h	R/W	X	X	LEDON_OE	LEDON_EN	LEDON_POL	VCSW_VOL	LEDPWM_POL	LED_VOL	
R99h	R/W	X	X	PWM_SYNC2VS	PWM_OFFSET[4:0]					
R9Ah	R/W	SEL_CLK_DIV[7:0]								
R9Bh	R/W	N_VAL[7:0]								
R9Ch	R/W	PWM_FRAC[7:0]								

**LED\_VOL:** Voltage level for LEDON and LEDPWM pins  
**LEDPWM\_POL:** Active polarity for LEDPWM pin.  
**LEDON\_POL:** Active polarity for LEDON pin.  
**VCSW\_VOL:** Voltage level for VCSW1/2 pin.  
**LEDON\_EN:** On/Off control for LEDON pin.  
**LEDON\_OE:** Enable output enable for LEDON pin

LEDON_EN	LEDON_POL	Status of LEDON Pin
0	0	Keep "high"
0	1	Keep "low"
1	0	Keep "low"
1	1	Keep "high"

**LED\_VOL** Voltage level of LEDON/LEDPWM

LED_VOL	Voltage level of LEDON/LEDPWM
0	IOGND to IOVCC
1	IOGND to VCI

**PWM\_SYNC2VS:** PWM sync control.  
 1: Sync to Vsync.  
 0: Not sync.

**PWM\_OFFSET[4:0]:** Compensate the effective PWM duty for LEDPWM pin.

PWM_OFFSET[4:0]	PWM Duty Offset
0x01	+0
0x02	+1
:	:
0x1E	+30
0x1F	+31

**SEL\_CLK\_DIV[7:0] :** PWM clock select.



	<p>Value : 0x01 / 0x02 / 0x04 / 0x08 / 0x10 / 0x20 / 0x40 / 0x80.</p> <p>The formula is as follows for the PWM<sub>f</sub> formula.</p> <p><b>N_VAL[7:0]:</b> PWM Frequency output.</p> <p>OSC default is 40MHz.</p> $PWM_f = \frac{OSC}{256 \times (N\_VAL[7:0] + 1) \times SEL\_CLK\_DIV[7:0]}$
Restriction	-

JADARD confidential



2.11.8.BC\_DIM\_FT\_CTRL: Backlight Dimming Fixed Time Control(Page3-RA0h~RA1h)

CMD/PAs	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RA0h	R/W	X	DEC_STP_FT			X	INC_STP_FT			
RA1h	R/W	DEC_FPS_FT			INC_FPS_FT					
Description	<p>When 53h DD=1 · Backlight dimming is control by BC_DIM_FT_CTRL.</p> <p><b>DEC/INC_STP_FT [2:0]:</b> Fix-Time dimming steps for a target value. <math>2^{STP\_FT}</math> steps. ( Value:1~7)</p> <p><b>DEC/INC_FPS_FT[3:0]:</b> Fix-Time dimming frames for each step. Per step FPS_FT frames ( Value:1~15)</p> <p>The Fix-Time Dimming behavior is as follow</p>									
Restriction	-									

**2.12. Jadard page 4 command description****2.12.1. POWER\_OPT: Power option (Page4-R00h~ R03h)**


CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R00h	R/W	-	PDS[30:24]							
R01h	R/W	PDS[23:16]								
R02h	R/W	PDS[15:8]								
R03h	R/W	PDS[7:0]								
Description	<p>The command is use to set power option.</p> <p><b>PDS[27:25]:</b> Enhance gamma power driving ability option 1.  <b>PDS[12]:</b> Enhance gamma power driving ability option 2.</p> <p><b>PDS[15]:</b> VGMP/ VGMN output to external capacitance.  0: VGMP/ VGMN do not output to external capacitance.  1: VGMP/ VGMN output to external capacitance.</p> <p><b>Others:</b> Internal option used, not open.</p>									
Restriction	-									

JADARD CONFIDENTIAL



2.12.2.TEMP\_TEST: Testing for Temperature Sensor (Page4-R06h~ R08h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX						
R06h	R/W	-	GAS_DBSCLR	GAS_IN_DBSEN	GAS_OUT_DBSEN	GAS_VCOMEN	GAS_DBSEVEN	GAS_DBSEGEN	GAS_DBSECLR							
R07h	R/W	GAS_DBSLTH[7:0]														
R08h	R/W	GAS_SLPINEN	GAS_RE_SLP_OUT	GAS_RE_SLP_OUT_OTP_REL_OAD	GAS_POR_OPT	GAS_POR_MASK	GAS_BLK_NUM[2:0]									
Description	<p>The command is use to set display state while abnormal power off happen, or power recover during abnormal power off state.</p> <p><b>GAS_DBSCLR:</b> Enable GAS flag was clear after abnormal power off state recovered.            0: The internal GAS flag just could clear by HW RESET.            1: The internal GAS flag was clear by power recovered.</p> <p><b>GAS_IN_DBSEN:</b> Enable input power drop debounce function.            0: Disable            1: Enable</p> <p><b>GAS_OUT_DBSEN:</b> Enable input power recover debounce function during abnormal power off event.            0: Disable            1: Enable</p> <p><b>GAS_DBSLTH[7:0]:</b> Set Dounce time.            Debounce time = (1 / OSC) * 16 * GAS_DBSLTH[7:0].            Ex: OSC = 40MHZ, GAS_DBSLTH[7:0] = 0x18, Debounce time = 9.6us.  <b>Note: GAS_OUT_DBSE time = 2 * GAS_DBSLTH[7:0] setting.</b></p> <p><b>GAS_VCOMEN:</b> Enable VCOM output state after abnormal power off happen.</p> <p><b>GAS_DBSEVEN:</b> Enable VCOM output state while abnormal power off happen, the triiger event is through debounce function.</p> <p><b>GAS_DBSEGEN:</b> Enable GIP output state while abnormal power off happen, the triiger event is through debounce function.</p> <p><b>GAS_DBSESEN:</b> Enable SOURCE output state while abnormal power off happen, the triiger event is through debounce function.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>GAS_DBSEVEN GAS_DBSEGEN GAS_DBSESEN</td> <td>Abnormal power off event source</td> </tr> <tr> <td>0</td> <td>Bypass debounce function</td> </tr> <tr> <td>1</td> <td><b>Through debounce function</b></td> </tr> </table>										GAS_DBSEVEN GAS_DBSEGEN GAS_DBSESEN	Abnormal power off event source	0	Bypass debounce function	1	<b>Through debounce function</b>
GAS_DBSEVEN GAS_DBSEGEN GAS_DBSESEN	Abnormal power off event source															
0	Bypass debounce function															
1	<b>Through debounce function</b>															



**GAS\_SLPIN\_EN:** Enable final display state is parking at SLPIN after abnormal power off happen.

0: Disable  
1: Enable

**GAS\_RE\_SLPOUT:** Enable display state is re-start SLPOUT sequence while power recovered during abnormal power off state.

0: Disable  
1: Enable

**GAS\_SLPOUT\_OTP\_RELOAD:** Enable reload OTP during re-start SLPOUT sequence.

0: Disable  
1: Enable

**Note:** The setting is valid at GAS\_RE\_SLPOUT=1.

**GAS\_POR\_OPT:** Set internal display state is need refer POR signal while power recovered during abnormal power off state.

0: Disable  
1: Enable

**GAS\_POR\_MASK:** Set analog power discharge time.

0: During abnormal power off happen.  
1: Power recovered during abnormal power off state.

GAS_POR_OPT	GAS_POR_MASK	Discharge time
0	0	GAS event happen
0	1	GAS event clear
1	X	GAS event clear


Note:

- 1) GAS event happen: abnormal power off happen.
- 2) GAS event clear: Power recovered during abnormal power off state.

**GAS\_BLK\_NUM[2:0]:** Set blanking frame number during abnormal power off happen. The frame number is from 0 to 7.



Internal GAS case as below flow chart:



Restriction

-

JADARD CONFIDENTIAL



2.12.3.SETRGBCYC2: Set RGB IF Source Switch Control Timing (Page4-R09h~ R0Bh)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX										
R09h	R/W	X	SDPRDUM	SDDUM[1:0]		SDSW[1:0]		SDPORCH[1:0]		15										
Description	<p>This command is used to set SD relative control timing.</p> <p><b>SDPRDUM:</b> Set SD dummy function enable/disable. 0:Disable 1: Enable</p> <p><b>SDDUM[1:0]:</b> Set SD output at dummy line.  <b>SDSW[1:0]:</b> Set SD output at sweep white case.  <b>SDPORCH[1:0]:</b> Set SD output at blanking area.</p> <table border="1"> <thead> <tr> <th>SDPORCH[1:0]/SDSW [1:0]/SDDUM [1:0]</th> <th>SD Output</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>PullGND</td> </tr> <tr> <td>01</td> <td>V0</td> </tr> <tr> <td>10</td> <td>V255</td> </tr> <tr> <td>11</td> <td>Hi-Z</td> </tr> </tbody> </table>										SDPORCH[1:0]/SDSW [1:0]/SDDUM [1:0]	SD Output	00	PullGND	01	V0	10	V255	11	Hi-Z
	SDPORCH[1:0]/SDSW [1:0]/SDDUM [1:0]	SD Output																		
00	PullGND																			
01	V0																			
10	V255																			
11	Hi-Z																			
Restriction	-																			

JADARD confidential



2.12.4.SETSTBA2: Set RGB IF Source Switch Control Timing (Page4-R0Ch~ R0Fh)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R0Ch	R/W	X		VTEST[5:0]						
R0Dh	R/W	X	SDS[22:16]							
R0Eh	R/W	SDS[15:8]								
R0Fh	R/W	SDS[7:0]								
Description	This command is used to set internal source option control at engineer mode .									
	<b>VTEST[5:0]:</b> Bypass SD internal output to VTEST_P/N pin.									
			VTEST[5]	VTEST[4:0]	VTEST_P	VTEST_N				
			0	XXXXX	Hi-Z	Hi-Z				
			1	00000	VO0	VO0				
			1	00001	VO4	VO4				
			1	00010	VO8	VO8				
			1	00011	VO12	VO12				
			1	00100	VO20	VO20				
			1	00101	VO28	VO28				
			1	00110	VO44	VO44				
			1	00111	VO64	VO64				
			1	01000	VO96	VO96				
			1	01001	VO128	VO128				
			1	01010	VO159	VO159				
			1	01011	VO191	VO191				
			1	01100	VO211	VO211				
			1	01101	VO227	VO227				
			1	01110	VO235	VO235				
			1	01111	VO243	VO243				
			1	10000	VO247	VO247				
			1	10001	VO251	VO251				
			1	10010	VO255	VO255				
			1	10011	VO253	VO253				
			1	10100	VO239	VO239				
			1	10101	VO175	VO175				
			1	10110	VO144	VO144				
			1	10111	VO112	VO112				
		1	11000	VO80	VO80					
		1	11001	VO16	VO16					
		1	11010	VO2	VO2					



SDS[22:0]: Source option setting.											
SDS[22]	No use										
SDS[21]	Right channel op off. (1=off)										
SDS[20]	Left channel op off. (1=off)										
SDS[19]	OPM release delay option. (0=delay;1=no delay)										
SDS[18:16]	No use										
SDS[15]	<p>Disable Gamma LDO</p> <p>0: Ref. SDS[8] 1: VGMPBUF=AVDD</p>										
SDS[14:13]	<p>PEQ power selection :</p> <table border="1"> <thead> <tr> <th>SDS[14:13]</th> <th>PEQ power source</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Hi-Z</td> </tr> <tr> <td>01</td> <td>IOVCC</td> </tr> <tr> <td>10</td> <td>PCAP</td> </tr> <tr> <td>11</td> <td>VCI</td> </tr> </tbody> </table>	SDS[14:13]	PEQ power source	00	Hi-Z	01	IOVCC	10	PCAP	11	VCI
SDS[14:13]	PEQ power source										
00	Hi-Z										
01	IOVCC										
10	PCAP										
11	VCI										
SDS[12]	<p>NEQ power selection :</p> <table border="1"> <thead> <tr> <th>SDS[12]</th> <th>NEQ power source</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>NCAP</td> </tr> <tr> <td>1</td> <td>VCL</td> </tr> </tbody> </table>	SDS[12]	NEQ power source	0	NCAP	1	VCL				
SDS[12]	NEQ power source										
0	NCAP										
1	VCL										
SDS[11]	No use										
SDS[10]	Chopper clamp option for channel op (1=opm clamp)										
SDS[9]	No use										
SDS[8]	<p>Gamma LDO VGMPBUF</p> <p>0: 1.02xVGMP regulator (default) 1: 1xVGMP regulator</p>										
SDS[7:4]	No use										



	SDS[3:1]	Chop bias ratio setting (class-AB stage).
	SDS[0]	Increasing output SW size (1: increasing;0: decreasing )
Restriction	-	

JADARD confidential



2.12.5.SET\_OSCD: Set OSCD Relative Register (Page4-R1Eh~ R1Fh)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R1Eh	R/W	X		OSCD_EN	OSCD_BIAS_EN	X	OSCD_ADJ[2:0]			
R1Fh	R/W	OSCD_OFFSET_SS	X		OSCD_SS_EN	OSCD_SS_F[2:0]			OSCD_SS_R	
Description	This command is used to set OSCD relative setting.									
	<b>OSCD_EN</b> : Enable(1)/disable(0) OSCD									
	<b>OSCD_BIAS_EN</b> : OSCD bias setting									
	OSCD_BIAS_EN									
	0		Bias turn on only when OSCD_EN=1							
	1		Enable R path bias for fast start-up							
	<b>OSCD_ADJ[2:0]</b> : Adjust OSCD frequency									
	OSCD_ADJ[2:0]		OSCD Frequency(MHz)							
	0		31.32							
	1		34.31							
	2		37.29							
	3		40.23							
	4		43.14							
	5		46.02							
	6		48.92							
7		51.79								
<b>OSCD_OFFSET_SS</b> : Enable(1)/ Disable(0) offset function.										
<b>OSCD_SS_EN</b> : Enable(1)/disable(0) spread spectrum function.										
<b>OSCD_SS_F [2:0]</b> : Adjust the time for spread spectrum frequency change.										
SS_F[2:0]			SS_SEL[3:0] change cycle				time (ns)			
0	0	0	4 osc				100			
0	0	1	8 osc				200			
0	1	0	16 osc				400			
0	1	1	32 osc				800			
1	0	0	64 osc				1600			
1	0	1	128 osc				3200			




	1	1	0	256 osc	6400
	1	1	1	1 Line	13000
<b>OSCD_SS_R:</b> Spread spectrum frequency range setting.					
Restriction	-				

JADARD confidential



2.12.6.SETMIPI1: Set MIPI Setup1 (Page4-R29h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																															
R29h	R/W	X	TX_LDO_SEL[2:0]			PHY_VDC0_D3	RX_LDO_SEL[2:0]																																		
Description	This command is used to set DSI Related Setting.																																								
	<p><b>TX_LDO_SEL[2:0]:</b> TX_LDO_SEL[2:0]. VDDHL voltage for LP-TX,</p> <table border="1"> <tr><td>3'b000</td><td>1.125 V</td></tr> <tr><td>3'b001</td><td>1.150 V</td></tr> <tr><td>3'b010</td><td>1.175 V</td></tr> <tr><td>3'b011</td><td>1.200 V (default)</td></tr> <tr><td>3'b100</td><td>1.225 V</td></tr> <tr><td>3'b101</td><td>1.250 V</td></tr> <tr><td>3'b110</td><td>1.275 V</td></tr> <tr><td>3'b111</td><td>1.300 V</td></tr> </table> <p><b>PHY_VDC0_D3:</b> reserved</p> <p><b>RX_LDO_SEL[2:0]:</b> RX_LDO_SEL[2:0]. VDDH voltage for LP/HS-RX,</p> <table border="1"> <tr><td>3'b000</td><td>1.350 V</td></tr> <tr><td>3'b001</td><td>1.400 V</td></tr> <tr><td>3'b010</td><td>1.450 V</td></tr> <tr><td>3'b011</td><td>1.500 V</td></tr> <tr><td>3'b100</td><td>1.550 V (default)</td></tr> <tr><td>3'b101</td><td>1.600 V</td></tr> <tr><td>3'b110</td><td>1.650 V</td></tr> <tr><td>3'b111</td><td>1.700 V</td></tr> </table>										3'b000	1.125 V	3'b001	1.150 V	3'b010	1.175 V	3'b011	1.200 V (default)	3'b100	1.225 V	3'b101	1.250 V	3'b110	1.275 V	3'b111	1.300 V	3'b000	1.350 V	3'b001	1.400 V	3'b010	1.450 V	3'b011	1.500 V	3'b100	1.550 V (default)	3'b101	1.600 V	3'b110	1.650 V	3'b111
3'b000	1.125 V																																								
3'b001	1.150 V																																								
3'b010	1.175 V																																								
3'b011	1.200 V (default)																																								
3'b100	1.225 V																																								
3'b101	1.250 V																																								
3'b110	1.275 V																																								
3'b111	1.300 V																																								
3'b000	1.350 V																																								
3'b001	1.400 V																																								
3'b010	1.450 V																																								
3'b011	1.500 V																																								
3'b100	1.550 V (default)																																								
3'b101	1.600 V																																								
3'b110	1.650 V																																								
3'b111	1.700 V																																								
Restriction	-																																								





2.12.7.SETMIPI4: Set MIPI Setup4 (Page4-R35h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R35h	R/W	X	DSI_CTL7[6:0]							
Description	<p><b>//DSI_CTL7. Internal signal control, for debug.</b></p> <p><b>DSI_CTL7 [0]: HS_d4_inv_END</b>  <b>0 :</b> (default) XOR with HS_d4_inv to stop the PHY D4_CLK at posedge or nedge  <b>1 :</b></p> <p><b>DSI_CTL7 [1]: ESD_PROTECT_CLK</b>  <b>0:</b> ESD protect use MIPI spec.  <b>1:</b> ESD protect use DP/N==2'b11</p> <p><b>DSI_CTL7 [2]: HS_USE_D4_CLK</b>  <b>0:</b> normal case  <b>1:</b> iphone case VS/tcon_lline use OSCD, other ues HS_D4 CLK</p> <p><b>DSI_CTL7 [3]: READ_RPT_PKT</b>  <b>0:</b> as below  DCS Read Request  1. Maximum Return =1, 時回 0x21  2. Maximum Return =2, 時回 0x22  3. Maximum Return &gt;=3, 時回 0x1C  Generic Short Read  1. Maximum Return =1, 時回 0x11  2. Maximum Return =2, 時回 0x12  3. Maximum Return &gt;=3, 時回 0x1A  <b>1:</b> DCS Read Request 只回 1C; Generic Short Read 只回 1A</p> <p><b>DSI_CTL7 [7:4]: Reserved</b></p>									
Restriction										



## 2.12.8.SETMIPI5: Set MIPI Setup5 (Page4-R36h~R37h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R36h	R/W	X	DSI_CTL8[6:0]							
R37h	R/W	DSI_CTL9[7:0]								
Description	<p>This command is used to set DSI Related Setting.</p> <p><b>//DSI_CTL8. Internal signal control, for debug.</b></p> <p><b>DSI_CTL8 [2:0]:</b> HBP_CLK_NUM[2:0] Internal function add HBP OSCD clk number, HBP_CLK_NUM*4</p> <p><b>DSI_CTL8 [3]:</b> HFP_AT_DE <b>0:</b> after hs packet, HFP-&gt; HS -&gt; HBP <b>1:</b> after DE -&gt; HFP ; after hs packet HS -&gt; HBP</p> <p><b>DSI_CTL8 [6:4]:</b> HFP_CLK_NUM[2:0] Internal function add HFP OSCD clk number, HFP_CLK_NUM*4</p> <p><b>//DSI_CTL9. Internal signal control, for debug.</b></p> <p><b>DSI_CTL9 [7:0]:</b> Reserved</p>									
Restriction										

JADARD Confidential



2.12.9.REG\_CHKSUM: Standard Register Checksum (Page4-R97h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R97h	R/W	X	X	SLPIN _RST_ EN	CHKS UM_O FF	X	CHKSUM_SEL[2:0]			
Description	<p><b>SLPIN_RST_EN:</b>            1: Enable the function of reset Nokia checksum in Sleep-in            0: Disable the function of reset Nokia checksum in Sleep-in</p> <p><b>CHKSUM_OFF:</b>            1: Standard register checksum function OFF            0: Standard register checksum function ON</p> <p><b>CHKSUM_SEL[2:0]: The interval between each checksum calculation</b>            5: 64 Frames            4: 32 Frames            3: 16 Frames            2: 8 Frames            1: 4 Frames            0: 2 Frames</p>									
Restriction	-									

JADARD CONFIDENTIAL



2.12.10. SET\_INH\_CHKSUM: Inhouse Register Checksum(Page4-R98h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
R98h	R/W	X	X	X	SLPIN _RES ET_E N	INH_C HKSU M_OF F	INH_CHKSUM_SEL[2:0]			
Description	<p><b>INH_CHKSUM_OFF:</b>            1: inhouse register checksum function OFF            0: inhouse register checksum function ON</p> <p><b>INH_CHKSUM_SEL[2:0]: The interval between each checksum calculation</b>            5: 64 Frames            4: 32 Frames            3: 16 Frames            2: 8 Frames            1: 4 Frames            0: 2 Frames</p> <p><b>note:only P0~P3 will be calculated</b></p> <p><b>SLPIN_RESET_EN:</b>reset in slpin            0:disable 1:enable</p>									
Restriction	-									

JADARD Confidential



2.12.11. SET\_GPO: GPO Function Select (Page4-R99h~RA0h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX																												
R99h	R/W	X	GPO0_REV	GPO0_OE	GPO0_SEL[4:0]																																	
R9Ah	R/W	X	GPO1_REV	GPO1_OE	GPO1_SEL[4:0]																																	
R9Bh	R/W	X	GPO2_REV	GPO2_OE	GPO2_SEL[4:0]																																	
R9Ch	R/W	X	GPO3_REV	GPO3_OE	GPO3_SEL[4:0]																																	
R9Dh	R/W	X	GPO4_REV	GPO4_OE	GPO4_SEL[4:0]																																	
R9Eh	R/W	VCSW1_OE	GPO5_REV	GPO5_OE	GPO5_SEL[4:0]																																	
R9Fh	R/W	VCSW2_OE	GPO6_REV	GPO6_OE	GPO6_SEL[4:0]																																	
RA0h	R/W	X	INTERNAL_SEL2[2:0]		X	INTERNAL_SEL1[2:0]																																
Description	<p><b>Select GPO0~GPO6 function</b></p> <p><b>XX_REV:</b> Reverse Signal polarity (XX= GPO0~GPO6)  <b>0:</b> Keep polarity  <b>1:</b> Reverse Polarity</p> <p><b>XX_OE:</b> Signal output enable (XX= GPO0~GPO6, VCSW1/2)  <b>0:</b> Do not output signal  <b>1:</b> Output signal.</p> <p><b>XX_SEL:</b> Output signal type select (XX= GPO0~GPO6)</p> <table border="1"> <tr><td>4'b0000</td><td>GND</td></tr> <tr><td>4'b0001</td><td>TE</td></tr> <tr><td>4'b0010</td><td>TP_HS</td></tr> <tr><td>4'b0011</td><td>TP_VS</td></tr> <tr><td>4'b0100</td><td>TP_HVS</td></tr> <tr><td>4'b0101</td><td>LEDPWM</td></tr> <tr><td>4'b0110</td><td>LEDON</td></tr> <tr><td>4'b0111</td><td>ERR_FLAG</td></tr> <tr><td>4'b1000</td><td>POW_EN</td></tr> <tr><td>4'b1001</td><td>DC2</td></tr> <tr><td>4'b1010</td><td>INT_VS1</td></tr> <tr><td>4'b1011</td><td>INT_HS1</td></tr> <tr><td>4'b1100</td><td>INT_DE1</td></tr> <tr><td>4'b1101</td><td>INT_VS2</td></tr> </table>										4'b0000	GND	4'b0001	TE	4'b0010	TP_HS	4'b0011	TP_VS	4'b0100	TP_HVS	4'b0101	LEDPWM	4'b0110	LEDON	4'b0111	ERR_FLAG	4'b1000	POW_EN	4'b1001	DC2	4'b1010	INT_VS1	4'b1011	INT_HS1	4'b1100	INT_DE1	4'b1101	INT_VS2
	4'b0000	GND																																				
	4'b0001	TE																																				
	4'b0010	TP_HS																																				
	4'b0011	TP_VS																																				
	4'b0100	TP_HVS																																				
	4'b0101	LEDPWM																																				
	4'b0110	LEDON																																				
	4'b0111	ERR_FLAG																																				
	4'b1000	POW_EN																																				
	4'b1001	DC2																																				
	4'b1010	INT_VS1																																				
	4'b1011	INT_HS1																																				
	4'b1100	INT_DE1																																				
	4'b1101	INT_VS2																																				



	4'b1110	INT_HS2	
	4'b1111	INT_DE2	
<b>INTERNAL_SEL1/2:</b>			
<b>SEL [2:0]</b>	INT_VS1 INT_VS 2	INT_HS1 INT_HS 2	INT_DE1 INT_DE 2
3'b000	DSI_VS	DSI_HS	DSI_DE
3'b001	IF_VS	IF_HS	IF_DE
3'b010	CE2PIE_VS	CE2PIE_HS	CE2PIE_DE
3'b011	PIE2LE_VS	PIE2LE_HS	PIE2LE_DE
3'b100	DGC2TCON_VS	DGC2TCON_HS	DGC2TCON_DE
3'b101	TP_VS &(!CS_CMPR_MIX)	CS_CMPR_MIX	dsi_ESD_err_st_lvl
3'b110	DISP_sync[1]	DISP_sync[0]	0
Others	UP_START	PWRIC_CLK	EXT_AVDD_AVEE_EN
Restriction	-		

JADARD CONFIDENTIAL



2.12.12. STD\_SEL: Standard Command Option Select(Page4-RA3h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RA3h	R/W	X	RX0F _DCS _B0_ MIX	RX0F _B0_S EL	X	RX0A _B2_ MIX	RX0A _B0_ MIX	CMPR_MIX_E N[1:0]		
Description	<p><b>CMPR_MIX_EN:</b> 00:nokia 01:inhouse 10:nokia+inhouse 11:disable</p> <p><b>RX0A_B2_MIX:mix Rx0A bit2 with chksum error flag</b> 0:disable 1:enable</p> <p><b>RX0A_B0_MIX:mix Rx0A bit0 with chksum error flag</b> 0:disable 1:enable</p> <p><b>RX0F_DCS_B0_MIX:DCS 0F bit 0 select</b> 0:disable 1:chksum error flag</p> <p><b>RX0F_B0_SEL</b> 0:cs_cmpr 1:cs_cmpr/inh_cs_cmpr</p>									
Restriction	-									

JADARD Confidential



2.12.13. RX0A\_OTP: (Page4-RA4h~RA5h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RA4h	R/W	X		DSI_F8F9_EN	DISP_ON_SEL				RX0A_EN	
RA5h	R/W	RX0A[7:0]								
Description	<p><b>DSI_F8F9_EN:</b> Internal used, not open.</p> <p><b>DSIPON_SEL:</b> It is used to set STD_R0A[2] bit state.</p> <p>0: DDIC receive SLPUT + Display ON command,</p> <ul style="list-style-type: none"> <li>- Video off, R0A[2] will be "0".</li> <li>- Video on, R0A[2] will be "1".</li> </ul> <p>1: No matter video on/off. if DDIC receive SLPUT + Display ON command, the R0A[2] will be "1".</p> <p><b>when RX0A_EN=1,STD 0A value will switch to RX0A[7:0]</b></p>									
Restriction	-									

JADARD CONFIDENTIAL



## 2.12.14. DSI\_SMRP: (Page4-RA6h~RA8h)

CMD_ADD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RA6h	R/W	X	X	X	X	X	X	X	DSI_SMRP_ TYPE	
RA7h	R/W	DSI_SMRP[15:8]								
RA8h	R/W	DSI_SMRP[7:0]								
Description	<p><b>DSI_SMRP_TYPE</b>            0 : Update SMRP value at 1<sup>st</sup> OTP reload event            1 : Update SMRP value when OTP reload event occur</p> <p><b>DSI_SMRP[15:0]:</b>            SMRP OTP for Maintenance market</p>									
Restriction	-									

JADARD confidential



### 3. OTP Programming

#### 3.1. OTP Table

OTP_INDEX (HEX)	Ref. Command	Ref. Page	Ref. Index	Duplicate	B7	B6	B5	B4	B3	B2	B1	B0
0	SEQUENCE_CTRL	P0	70	1	NVALID	DC0H[2:0]			-	DC1H[2:0]		
1			71		-	DC2H[2:0]			-	DC3H[2:0]		
2			72		-	-	-	-	-	DC7H[2:0]		
3			73		DC0L	DC1L	DC2L	DC3L	DC4L	DC5L	DC6L	DC7L
4			74		TOP[1:0]		T1P[1:0]		T8P[1:0]		-	-
5			75		-	SOFT0H[2:0]			-	SOFT0L[2:0]		
6	SETID(OTP* 5)	P0	77	1	NVALID	-	-	-	-	-	-	-
7			78		ID1[7:0]							
8			79		ID2[7:0]							
9			7A		ID3[7:0]							
A			7B	ID4[7:0]								
B			77	NVALID	-	-	-	-	-	-	-	
C			78	ID1[7:0]								
D			79	ID2[7:0]								
E			7A	ID3[7:0]								
F			7B	ID4[7:0]								
10			77	NVALID	-	-	-	-	-	-	-	
11			78	ID1[7:0]								
12			79	ID2[7:0]								
13			7A	ID3[7:0]								
14			7B	ID4[7:0]								
15			77	NVALID	-	-	-	-	-	-	-	
16			78	ID1[7:0]								
17			79	ID2[7:0]								
18			7A	ID3[7:0]								
19			7B	ID4[7:0]								
1A			77	NVALID	-	-	-	-	-	-	-	
1B			78	ID1[7:0]								
1C			79	ID2[7:0]								
1D			7A	ID3[7:0]								
1E	7B	ID4[7:0]										
1F	SETDSISETUP	P0	80	1	NVALID	DSI_INIT0[6:0]						
20			81		DSI_INIT1[7:0]							
21			82		DSI_INIT2[7:0]							
22	SETDSISETUP2	P0	83	1	NVALID	DSI_INIT3[6:0]						



24	SET_WD	PA	E6	1	NVALID	-	-	-	-	-	WD_MODE[1:0]
25			E7		-	-	-	WD_off	WD_Timer[3:0]		
26	VCOM_SET(OTP*5)	P1	00	1	NVALID	-	-	VCOMS_B P	-	-	VCOM_S[9:8]
27			01		VCOM_S[7:0]						
28			00	2	NVALID	-	-	VCOMS_B P	-	-	VCOM_S[9:8]
29			01		VCOM_S[7:0]						
2A			00	3	NVALID	-	-	VCOMS_B P	-	-	VCOM_S[9:8]
2B			01		VCOM_S[7:0]						
2C			00	4	NVALID	-	-	VCOMS_B P	-	-	VCOM_S[9:8]
2D			01		VCOM_S[7:0]						
2E			00	5	NVALID	-	-	VCOMS_B P	-	-	VCOM_S[9:8]
2F			01		VCOM_S[7:0]						
30	VCOM_R_SE T(OTP*5)	P1	03	1	NVALID	-	-	VCOM_R_ SEN	-	-	VCOM_R_S[9:8]
31			04		VCOM_R_S[7:0]						
32			03	2	NVALID	-	-	VCOM_R_ SEN	-	-	VCOM_R_S[9:8]
33			04		VCOM_R_S[7:0]						
34			03	3	NVALID	-	-	VCOM_R_ SEN	-	-	VCOM_R_S[9:8]
35			04		VCOM_R_S[7:0]						
36			03	4	NVALID	-	-	VCOM_R_ SEN	-	-	VCOM_R_S[9:8]
37			04		VCOM_R_S[7:0]						
38			03	5	NVALID	-	-	VCOM_R_ SEN	-	-	VCOM_R_S[9:8]
39			04		VCOM_R_S[7:0]						
3A	OTP_REPAI R	P1	B2	1	NVALID	-	-	-	REPAIR_PAGE[3:0]		
3B			B3		REPAIR_INDEX[7:0]						
3C			B4		REPAIR_PAR[7:0]						
3D			B5		REPAIR_VALUE[7:0]						
3E	PWRIC_SET	P1	0A	1	NVALID	-	JD_RELD	VCSW_S WAP	EN_VREF_S[3:0]		
3F			0B		PWRIC_SET[7:0]						
40			0C		-	PWRIC_CLK1[2:0]		-	PWRIC_IDLE_CLK1[2:0]		
41			0D		HX_SOFT	PWRIC_CLK2[2:0]		PWRIC_HXCLK[3:0]			
42			0E		HX_DT_AV DD	-	-	-	-	LED_PWR_S[1:0]	
4B	GAMMA_SE T	P1	17	1	NVALID	-	-	VGMP_S[ 8]	-	-	VGSP_S[ 8]
4C			18		VGMP_S[7:0]						
4D			19		VGSP_S[7:0]						
4E			1A		-	-	-	VGMN_S[ 8]	-	-	VGSN_S[ 8]
4F			1B		VGMN_S[7:0]						
50			1C		VGSN_S[7:0]						
51	OTP_SET	P1	1D	1	NVALID	-	VPP_DT[1:0]		-	VPP_VGH_RT[2:0]	
52			1E		-	VPP_VGH_S[6:0]					



53	GATE_POWER	P1	1F	1	NVALID	VGH_REG_S[6:0]									
54			20		-	-	VGL_REG_S[5:0]								
55			21		-	-	VGL_REG2_S[5:0]								
56			22		-	VGH_REG_SHT	VGL_REG_SHT	VGL_REG2_SHT	VGH_REG_EN	VGL_REG_EN	VGL_REG2_EN	SHT_VGL_REG			
57	DCDC_CTRL	P1	23	1	NVALID	-	GAS_VGH_EN	GAS_VGL_EN	VGH_NC	VGL_NC	VCLREG_OP_CEN	VCL_NC			
58			24		VGHEN	VGLEN	AVDDEN	AVEEEN	VCLEN	VDDAEN	VCLREG_EN	VCL2VD_DN			
59	POWAMP_CTRL	P1	25	1	NVALID	AP[2:0]			-	-	-	-			
5A			26		VCOM_EN	VGM_EN	-	GAS_DET_SEL	GAS_IOVCC_EN	GAS_VCI_EN	GAS_AVE_EN	GAS_OUT_EN			
5B			27		UP_VDD1_P8_EN	VDDD_S1[2:0]			-	VDDD_S4[2:0]					
5C	DCDC_CTRL2	P1	28	1	NVALID	PWR_SW_EN	VGH_MSF_EN	VGH_CHG2AVDD_EH	VGH_GAS_PWS_EN	VGH_PWS	VGH_PWS_GND	VGH_PWS_POS			
5D			29		-	-	GAS_T8P[1:0]		VGH_SGL_C41	VGH_SGL_C42	-	-			
5E			2A		DDS[7:0]										
5F	SETRGBCYC3	P1	B6	1	NVALID	RES_MUX_ON[6:0]									
60			B7		-	RES_MUX_OFF[6:0]									
61			B8		DYNBIAS_ON[7:0]										
62			B9		DYNBIAS_OFF[7:0]										
63			BA		DYNCHGEN_ON[7:0]										
64			BB		DYNCHGEN_OFF[7:0]										
68			SETSTBA		P1	35	1	NVALID	GAP[2:0]			SAP[3:0]			
69	36	-		-		-		-	SAP2[3:0]						
6A	SETPANEL	P1	37	1	NVALID	Z_line	ENZ[1:0]		SS_PANEL	GS_PANEL	REV_PANEL	BGR_PANEL			
6B	SETRGBCYC	P1	38	1	NVALID	interlace_line	-	-	-	RGB_JDT[2:0]					
6C			39		RGB_N_EQ1[7:0]										
6D			3A		RGB_N_EQ2[7:0]										
6E			3B		RGB_N_EQ2_Temp[7:0]										
6F			3C		RGB_N_EQ3[7:0]										
70			3D		RGB_CHGEN_ON[7:0]										
71			3E		RGB_CHGEN_OFF[7:0]										
72			3F		RGB_CHGEN_OFF2[7:0]										
73			SET_TCON		P1	40	1	NVALID	IP750_1	LN[1:0]		IP750_0	RSO[2:0]		
74						41		LN[9:2]							
75	42	SLT[7:0]													
76	43	VFP[7:0]													
77	44	VBP[7:0]													
78	45	HBP[7:0]													
79	46	TE_Delay[10:3]													
7A	47	BlkinF_num[7:0]													
7B	48	BlkinF_STR[7:0]													
7C	49	-		-		-		-	-	TE_Delay[2:0]					



7D			4A		FRAME_NUM[1:0]	Auto_Test_en	TEST_PA_T_EN	TEST_PATTERN[3:0]						
7E			4B		TCON_OPT1[15:8]									
7F			4C		TCON_OPT1[7:0]									
80	SET_TE_PAD	P1	4D	1	NVALID	-	-	-	-	-	-			
81			4E		-	-	-	-	TP_VS_EN	TP_VS_WIDTH[10:8]				
82			4F		TP_VS_WIDTH[7:0]									
83			50		TP_VS_SHIFT[7:0]									
84			51		-	-	-	-	-	-	TP_HS_B_LK_EN	TP_HS_DIS_EN		
85			52		TP_HS_ON[7:0]									
86			53		TP_HS_OFF[7:0]									
87			DCDC_SEL		P1	55	1	NVALID	-	-	-	DCDCM[3:0]		
88	56	-		-		-		-	AUTO_RT	-	AVDD_RT[1:0]			
89	57	VGH_RT[2:0]		VGL_RT[2:0]		VCL_RT[1:0]								
8A	58	AVDD_S[4:0]												
8B	59	VCL_S[2:0]		AVEE_S[4:0]										
8C	5A	VGH_S[6:0]												
8D	5B	VGL_S[5:0]												
8E	5C	-		-		VDDA_CLK[1:0]		VCL_CLK[1:0]	VGHVGL_CLK[1:0]					
8F	SETDDB	P1	83	1	NVALID	-	-	-	-	-	-			
90			84		DDB1[7:0]									
91			85		DDB2[7:0]									
92			86		DDB3[7:0]									
93			87		DDB4[7:0]									
94	SETECO	P1	88	1	NVALID	-	-	-	-	-	-			
95			89		ECO0[7:0]									
96			8A		ECO1[7:0]									
97			8B		NVALID	ECO2[6:0]								
98			8C		NVALID	ECO3[6:0]								
99	DCS_CMD_OPT	P1	93	1	NVALID	-	-	-	-	-	NOKIA_CMD_EN			
9A	CTM_OTP	P1	95	1	NVALID	-	-	OTP_WR_FLAG	OTP_RD_LENGTH[3:0]					
9B			96		CTM_OTP0[7:0]									
9C			97		CTM_OTP1[7:0]									
9D			98		CTM_OTP2[7:0]									
9E			99		CTM_OTP3[7:0]									
9F			9A		CTM_OTP4[7:0]									
A0			9B		CTM_OTP5[7:0]									
A1			9C		CTM_OTP6[7:0]									
A2			9D		CTM_OTP7[7:0]									
A3			9E		CTM_OTP8[7:0]									
A4			9F		CTM_OTP9[7:0]									



A5			A0		CTM_OTP10[7:0]				
A6			A1		CTM_OTP11[7:0]				
A7			A2		CTM_OTP12[7:0]				
A8			A3		CTM_OTP13[7:0]				
A9			A4		CTM_OTP14[7:0]				
AA			A5		CTM_OTP15[7:0]				
AB			95		NVALID	-	-	OTP_WR_FLAG	OTP_RD_LENGTH[3:0]
AC			96		CTM_OTP0[7:0]				
AD			97		CTM_OTP1[7:0]				
AE			98		CTM_OTP2[7:0]				
AF			99		CTM_OTP3[7:0]				
B0			9A		CTM_OTP4[7:0]				
B1			9B		CTM_OTP5[7:0]				
B2			9C		CTM_OTP6[7:0]				
B3			9D	2	CTM_OTP7[7:0]				
B4			9E		CTM_OTP8[7:0]				
B5			9F		CTM_OTP9[7:0]				
B6			A0		CTM_OTP10[7:0]				
B7			A1		CTM_OTP11[7:0]				
B8			A2		CTM_OTP12[7:0]				
B9			A3		CTM_OTP13[7:0]				
BA			A4		CTM_OTP14[7:0]				
BB			A5		CTM_OTP15[7:0]				
BC			95		NVALID	-	-	OTP_WR_FLAG	OTP_RD_LENGTH[3:0]
BD			96		CTM_OTP0[7:0]				
BE			97		CTM_OTP1[7:0]				
BF			98		CTM_OTP2[7:0]				
C0			99		CTM_OTP3[7:0]				
C1			9A		CTM_OTP4[7:0]				
C2			9B		CTM_OTP5[7:0]				
C3			9C		CTM_OTP6[7:0]				
C4			9D	3	CTM_OTP7[7:0]				
C5			9E		CTM_OTP8[7:0]				
C6			9F		CTM_OTP9[7:0]				
C7			A0		CTM_OTP10[7:0]				
C8			A1		CTM_OTP11[7:0]				
C9			A2		CTM_OTP12[7:0]				
CA			A3		CTM_OTP13[7:0]				
CB			A4		CTM_OTP14[7:0]				
CC			A5		CTM_OTP15[7:0]				



CD	SETCUSTM_ID	P1	A6	1	NVALID	-	-	-	-	-	-	-		
CE			A7		CUSTM1[7:0]									
CF			A8		CUSTM2[7:0]									
D0			A9		CUSTM3[7:0]									
D1			AA		CUSTM4[7:0]									
D2			AB		CUSTM5[7:0]									
D3			AC		CUSTM6[7:0]									
D4			AD		CUSTM7[7:0]									
D5			AE		CUSTM8[7:0]									
D6	SET_TE_PA_D2	P1	AF	1	NVALID	-	-	VHS_TEO N_OPT	TP_VS_EN2	TP_VS_WIDTH2[10:8]				
D7			B0		TP_VS_WIDTH2[7:0]									
D8			B1		TP_VS_SHIFT2[7:0]									
FB	LE_DBV_CTL	P3	96	1	NVALID	-	-	-	LE_DBV_SEL[3:0]					
FC	LE_ECO_SWITC	P3	97	1	NVALID	-	PWM_PULSE_SAMP LE_D2	LE_BC_AL LP_CTRL	LE_SLPIN_L E_OFF	UNI_GAIN _SEL	MANU_CU T_SEL	LE_OFF_CMB_CH K		
100	SET_GAMMA(OTP*3)	P1	5D	1	NVALID	RPA18[6:0]								
101			5E		-	RPA17[6:0]								
102			5F		-	RPA16[6:0]								
103			60		-	RPA15[6:0]								
104			61		-	RPA14[6:0]								
105			62		-	RPA13[6:0]								
106			63		-	RPA12[6:0]								
107			64		-	RPA11[6:0]								
108			65		-	RPA10[6:0]								
109			66		-	RPA9[6:0]								
10A			67		-	RPA8[6:0]								
10B			68		-	RPA7[6:0]								
10C			69		-	RPA6[6:0]								
10D			6A		-	RPA5[6:0]								
10E			6B		-	RPA4[6:0]								
10F			6C		-	RPA3[6:0]								
110			6D		-	RPA2[6:0]								
111			6E		-	RPA1[6:0]								
112			6F		-	RPA0[6:0]								
113	70	-	RNA18[6:0]											
114	71	-	RNA17[6:0]											
115	72	-	RNA16[6:0]											
116	73	-	RNA15[6:0]											
117	74	-	RNA14[6:0]											
118	75	-	RNA13[6:0]											
119	76	-	RNA12[6:0]											



11A			77	-	RNA11[6:0]
11B			78	-	RNA10[6:0]
11C			79	-	RNA9[6:0]
11D			7A	-	RNA8[6:0]
11E			7B	-	RNA7[6:0]
11F			7C	-	RNA6[6:0]
120			7D	-	RNA5[6:0]
121			7E	-	RNA4[6:0]
122			7F	-	RNA3[6:0]
123			80	-	RNA2[6:0]
124			81	-	RNA1[6:0]
125			82	-	RNA0[6:0]
126			5D	NVALID	RPA18[6:0]
127			5E	-	RPA17[6:0]
128			5F	-	RPA16[6:0]
129			60	-	RPA15[6:0]
12A			61	-	RPA14[6:0]
12B			62	-	RPA13[6:0]
12C			63	-	RPA12[6:0]
12D			64	-	RPA11[6:0]
12E			65	-	RPA10[6:0]
12F			66	-	RPA9[6:0]
130			67	-	RPA8[6:0]
131			68	-	RPA7[6:0]
132			69	-	RPA6[6:0]
133			6A	-	RPA5[6:0]
134		2	6B	-	RPA4[6:0]
135			6C	-	RPA3[6:0]
136			6D	-	RPA2[6:0]
137			6E	-	RPA1[6:0]
138			6F	-	RPA0[6:0]
139			70	-	RNA18[6:0]
13A			71	-	RNA17[6:0]
13B			72	-	RNA16[6:0]
13C			73	-	RNA15[6:0]
13D			74	-	RNA14[6:0]
13E			75	-	RNA13[6:0]
13F			76	-	RNA12[6:0]
140			77	-	RNA11[6:0]
141			78	-	RNA10[6:0]



142			79	-	RNA9[6:0]
143			7A	-	RNA8[6:0]
144			7B	-	RNA7[6:0]
145			7C	-	RNA6[6:0]
146			7D	-	RNA5[6:0]
147			7E	-	RNA4[6:0]
148			7F	-	RNA3[6:0]
149			80	-	RNA2[6:0]
14A			81	-	RNA1[6:0]
14B			82	-	RNA0[6:0]
14C			5D	NVALID	RPA18[6:0]
14D			5E	-	RPA17[6:0]
14E			5F	-	RPA16[6:0]
14F			60	-	RPA15[6:0]
150			61	-	RPA14[6:0]
151			62	-	RPA13[6:0]
152			63	-	RPA12[6:0]
153			64	-	RPA11[6:0]
154			65	-	RPA10[6:0]
155			66	-	RPA9[6:0]
156			67	-	RPA8[6:0]
157			68	-	RPA7[6:0]
158			69	-	RPA6[6:0]
159			6A	-	RPA5[6:0]
15A			6B	-	RPA4[6:0]
15B		3	6C	-	RPA3[6:0]
15C			6D	-	RPA2[6:0]
15D			6E	-	RPA1[6:0]
15E			6F	-	RPA0[6:0]
15F			70	-	RNA18[6:0]
160			71	-	RNA17[6:0]
161			72	-	RNA16[6:0]
162			73	-	RNA15[6:0]
163			74	-	RNA14[6:0]
164			75	-	RNA13[6:0]
165			76	-	RNA12[6:0]
166			77	-	RNA11[6:0]
167			78	-	RNA10[6:0]
168			79	-	RNA9[6:0]
169			7A	-	RNA8[6:0]



16A			7B	-		RNA7[6:0]
16B			7C	-		RNA6[6:0]
16C			7D	-		RNA5[6:0]
16D			7E	-		RNA4[6:0]
16E			7F	-		RNA3[6:0]
16F			80	-		RNA2[6:0]
170			81	-		RNA1[6:0]
171			82	-		RNA0[6:0]
172	SET_GIP_L	P2	00	NVALID	CGO1_PH_L CGO1_IN_V_L	CGOUT1_L[4:0]
173			01	-	CGO2_PH_L CGO2_IN_V_L	CGOUT2_L[4:0]
174			02	-	CGO3_PH_L CGO3_IN_V_L	CGOUT3_L[4:0]
175			03	-	CGO4_PH_L CGO4_IN_V_L	CGOUT4_L[4:0]
176			04	-	CGO5_PH_L CGO5_IN_V_L	CGOUT5_L[4:0]
177			05	-	CGO6_PH_L CGO6_IN_V_L	CGOUT6_L[4:0]
178			06	-	CGO7_PH_L CGO7_IN_V_L	CGOUT7_L[4:0]
179			07	-	CGO8_PH_L CGO8_IN_V_L	CGOUT8_L[4:0]
17A			08	-	CGO9_PH_L CGO9_IN_V_L	CGOUT9_L[4:0]
17B			09	-	CGO10_P_H_L CGO10_IN_V_L	CGOUT10_L[4:0]
17C			0A	-	CGO11_P_H_L CGO11_IN_V_L	CGOUT11_L[4:0]
17D			0B	-	CGO12_P_H_L CGO12_IN_V_L	CGOUT12_L[4:0]
17E			0C	-	CGO13_P_H_L CGO13_IN_V_L	CGOUT13_L[4:0]
17F			0D	-	CGO14_P_H_L CGO14_IN_V_L	CGOUT14_L[4:0]
180			0E	-	CGO15_P_H_L CGO15_IN_V_L	CGOUT15_L[4:0]
181	0F	-	CGO16_P_H_L CGO16_IN_V_L	CGOUT16_L[4:0]		
182	10	-	CGO17_P_H_L CGO17_IN_V_L	CGOUT17_L[4:0]		
183	11	-	CGO18_P_H_L CGO18_IN_V_L	CGOUT18_L[4:0]		
184	12	-	CGO19_P_H_L CGO19_IN_V_L	CGOUT19_L[4:0]		
185	13	-	CGO20_P_H_L CGO20_IN_V_L	CGOUT20_L[4:0]		
186	14	-	CGO21_P_H_L CGO21_IN_V_L	CGOUT21_L[4:0]		
187	15	-	CGO22_P_H_L CGO22_IN_V_L	CGOUT22_L[4:0]		
188	SET_GIP_R	P2	16	NVALID	CGO1_PH_R CGO1_IN_V_R	CGOUT1_R[4:0]
189			17	-	CGO2_PH_R CGO2_IN_V_R	CGOUT2_R[4:0]
18A			18	-	CGO3_PH_R CGO3_IN_V_R	CGOUT3_R[4:0]
18B			19	-	CGO4_PH_R CGO4_IN_V_R	CGOUT4_R[4:0]
18C			1A	-	CGO5_PH_R CGO5_IN_V_R	CGOUT5_R[4:0]
18D			1B	-	CGO6_PH_R CGO6_IN_V_R	CGOUT6_R[4:0]
18E			1C	-	CGO7_PH_R CGO7_IN_V_R	CGOUT7_R[4:0]



18F			1D	-	CGO8_PH _R	CGO8_IN _V_R	CGOUT8_R[4:0]
190			1E	-	CGO9_PH _R	CGO9_IN _V_R	CGOUT9_R[4:0]
191			1F	-	CGO10_P _H_R	CGO10_IN _V_R	CGOUT10_R[4:0]
192			20	-	CGO11_P _H_R	CGO11_IN _V_R	CGOUT11_R[4:0]
193			21	-	CGO12_P _H_R	CGO12_IN _V_R	CGOUT12_R[4:0]
194			22	-	CGO13_P _H_R	CGO13_IN _V_R	CGOUT13_R[4:0]
195			23	-	CGO14_P _H_R	CGO14_IN _V_R	CGOUT14_R[4:0]
196			24	-	CGO15_P _H_R	CGO15_IN _V_R	CGOUT15_R[4:0]
197			25	-	CGO16_P _H_R	CGO16_IN _V_R	CGOUT16_R[4:0]
198			26	-	CGO17_P _H_R	CGO17_IN _V_R	CGOUT17_R[4:0]
199			27	-	CGO18_P _H_R	CGO18_IN _V_R	CGOUT18_R[4:0]
19A			28	-	CGO19_P _H_R	CGO19_IN _V_R	CGOUT19_R[4:0]
19B			29	-	CGO20_P _H_R	CGO20_IN _V_R	CGOUT20_R[4:0]
19C			2A	-	CGO21_P _H_R	CGO21_IN _V_R	CGOUT21_R[4:0]
19D			2B	-	CGO22_P _H_R	CGO22_IN _V_R	CGOUT22_R[4:0]
19E			2C	NVALID	-	-	CGOUT1_L_GS[4:0]
19F			2D	-	-	-	CGOUT2_L_GS[4:0]
1A0			2E	-	-	-	CGOUT3_L_GS[4:0]
1A1			2F	-	-	-	CGOUT4_L_GS[4:0]
1A2			30	-	-	-	CGOUT5_L_GS[4:0]
1A3			31	-	-	-	CGOUT6_L_GS[4:0]
1A4			32	-	-	-	CGOUT7_L_GS[4:0]
1A5			33	-	-	-	CGOUT8_L_GS[4:0]
1A6			34	-	-	-	CGOUT9_L_GS[4:0]
1A7			35	-	-	-	CGOUT10_L_GS[4:0]
1A8	SET_GIP_L _GS	P2	36	-	-	-	CGOUT11_L_GS[4:0]
1A9			37	-	-	-	CGOUT12_L_GS[4:0]
1AA			38	-	-	-	CGOUT13_L_GS[4:0]
1AB			39	-	-	-	CGOUT14_L_GS[4:0]
1AC			3A	-	-	-	CGOUT15_L_GS[4:0]
1AD			3B	-	-	-	CGOUT16_L_GS[4:0]
1AE			3C	-	-	-	CGOUT17_L_GS[4:0]
1AF			3D	-	-	-	CGOUT18_L_GS[4:0]
1B0			3E	-	-	-	CGOUT19_L_GS[4:0]
1B1			3F	-	-	-	CGOUT20_L_GS[4:0]
1B2			40	-	-	-	CGOUT21_L_GS[4:0]
1B3			41	-	-	-	CGOUT22_L_GS[4:0]
1B4	SET_GIP_R _GS	P2	42	NVALID	-	-	CGOUT1_R_GS[4:0]
1B5			43	-	-	-	CGOUT2_R_GS[4:0]



1B6			44	-	-	-	CGOUT3_R_GS[4:0]			
1B7			45	-	-	-	CGOUT4_R_GS[4:0]			
1B8			46	-	-	-	CGOUT5_R_GS[4:0]			
1B9			47	-	-	-	CGOUT6_R_GS[4:0]			
1BA			48	-	-	-	CGOUT7_R_GS[4:0]			
1BB			49	-	-	-	CGOUT8_R_GS[4:0]			
1BC			4A	-	-	-	CGOUT9_R_GS[4:0]			
1BD			4B	-	-	-	CGOUT10_R_GS[4:0]			
1BE			4C	-	-	-	CGOUT11_R_GS[4:0]			
1BF			4D	-	-	-	CGOUT12_R_GS[4:0]			
1C0			4E	-	-	-	CGOUT13_R_GS[4:0]			
1C1			4F	-	-	-	CGOUT14_R_GS[4:0]			
1C2			50	-	-	-	CGOUT15_R_GS[4:0]			
1C3			51	-	-	-	CGOUT16_R_GS[4:0]			
1C4			52	-	-	-	CGOUT17_R_GS[4:0]			
1C5			53	-	-	-	CGOUT18_R_GS[4:0]			
1C6			54	-	-	-	CGOUT19_R_GS[4:0]			
1C7			55	-	-	-	CGOUT20_R_GS[4:0]			
1C8			56	-	-	-	CGOUT21_R_GS[4:0]			
1C9			57	-	-	-	CGOUT22_R_GS[4:0]			
1CA	SETGIP1	P2	1	NVALID	GIP_GAS_OPT	TGEQL	GIP_RST_EN	INIT_PORCH[3:0]		
1CB				INIT_W[3:0]			-	INIT[10:8]		
1CC				INIT[7:0]						
1CD				-	-	STV_NUM[1:0]	-	-	-	-
1CE				STV_S0[7:0]						
1CF				STV_W[3:0]			-	STV_S1[2:0]		
1D0				-	-	-	STV_S2[4:0]			
1D1				-	-	-	STV_S3[4:0]			
1D2				ETV_W[3:0]			-	ETV_S1[2:0]		
1D3				-	-	-	ETV_S2[4:0]			
1D4				-	ETV_ON_OPT	ETV_OFF_OPT	ETV_S3[4:0]			
1D5				SETV_ON[7:0]						
1D6				SETV_OFF[7:0]						
1D7				-	ETV_EN	ETV_NUM[1:0]	-	ETV_S0[10:8]		
1D8				ETV_S0[7:0]						
1D9				CKV0_NUM[3:0]			CKV0_W[3:0]			
1DA				CKV0_S0[7:0]						
1DB				CKV0_ON[7:0]						
1DC				CKV0_OFF[7:0]						
1DD				CKV0_DUM[7:0]						



1DE	SETGIP2	P2	1	6C	NVALID	EOLR	FLM_MOD E	GEQ_LIN E	GEQ_W[3:0]			
1DF				6D	-	-	GEQ_GGND1[5:0]					
1E0				6E	-	-	GEQ_GGND2[5:0]					
1E1				6F	GIPDR[1:0]		VGHO_SE L	VGLO_SE L	VGLO_SEL2	CKV_GRO UP	CKV1_CO N	CKV0_C ON
1E2				70	CKV1_NUM[3:0]			CKV1_W[3:0]				
1E3				71	CKV1_S0[7:0]							
1E4				72	CKV1_ON[7:0]							
1E5				73	CKV1_OFF[7:0]							
1E6				74	CKV1_DUM[7:0]							
1E7				75	FLM_EN	FLM_W[6:0]						
1E8				76	FLM_ON[7:0]							
1E9				77	VEN_EN	VEN_W[10:8]			FLM_NUM	FLM_OFF[10:8]		
1EA				78	FLM_OFF[7:0]							
1EB				79	VEN_W[7:0]							
1EC				7A	VEN_S0[7:0]							
1ED				7B	VEN_S1[7:0]							
1EE				7C	VEN_DUM[7:0]							
1EF				7D	VEN_ON[7:0]							
1F0				7E	VEN_OFF[7:0]							
1F1				SET_GIP_O PT	P2	1	7F	NVALID	GIP_OPT0[6:0]			
1F2	80	GIP_OPT1[7:0]										
1F3	SETGIP5	P2	1	81	NVALID	FLM_EQ	ETV_BLK_S0[10:8]		STV_BLK_S0[10:8]			
1F4				82	STV_BLK_S0[7:0]							
1F5				83	ETV_BLK_S0[7:0]							
1F6				84	STV_BLK_S2[3:0]			STV_BLK_S1[3:0]				
1F7				85	STV_OPT[3:0]			STV_BLK_S3[3:0]				
1F8				86	ETV_BLK_S2[3:0]			ETV_BLK_S1[3:0]				
1F9				87	ETV_OPT[3:0]			ETV_BLK_S3[3:0]				
1FA				88	FLM_ON_TU[7:0]							
1FB				89	FLM_OFF_TU[7:0]							
1FC				GAS_CTRL	P4	1	06	NVALID	GAS_DBS _CLR	GAS_IN_D BS_EN	GAS_OUT _DBS_EN	GAS_VCOM _EN
1FD	07	GAS_DBS_LTH[7:0]										
1FE	08	GAS_SLPI N_EN	GAS_RE_ SLPOUT				GAS_RE_ SLPOUT_ OTP_REL OAD	GAS_POR _OPT	GAS_POR_ MASK	GAS_BLK_NUM[2:0]		
203	SETGIP3	P2	1	8E	NVALID	GIP_OPT3[4:0]				FLM_ON_ LRN_EN	FLM_OF F_LRN_ EN	
204				8F	AGON_EN	AGON_OP T	AGON_LI NE0	AGON_LI NE1	AGON_DLY[3:0]			
205				90	AGON_S[3:0]			AGON_W[3:0]				
206				91	AGON_ON0[7:0]							
207				92	AGON_ON1[7:0]							



20B	CE_CTRL0	P3	00	1	NVALID	-	-	-	-	-	-	CE_OTP_ROM_VLD
20C	CE_CTRL1	P3	01	1	NVALID	-	-	-	CE_EDG_MODE[1:0]	CE_SAT_MODE[1:0]		
20D	CE_PRM(O TP*3)	P3	02	1	NVALID	-	-	CE_EDG_SP_PROT	CE_SAT_SP_PROT	CE_COL_EN	CE_HUE_EN	CE_VV_EN
20E			03		-	CE_THREF[2:0]	-	CE_THSAT[2:0]				
20F			04		-	CE_THGREY[2:0]	-	CE_THCOLOR[2:0]				
210			05		CE_SAT_OFFS[7:0]							
211			06		CE_REF_OFFS[7:0]							
212			07		-	-	-	-	-	CE_THCOLOR2[2:0]		
213			08		CE_COL_OFFS[7:0]							
214			09		CE_SG016[3:0]			CE_SG000[3:0]				
215			0A		CE_SG048[3:0]			CE_SG032[3:0]				
216			0B		CE_SG080[3:0]			CE_SG064[3:0]				
217			0C		CE_SG112[3:0]			CE_SG096[3:0]				
218			0D		CE_SG144[3:0]			CE_SG128[3:0]				
219			0E		CE_SG176[3:0]			CE_SG160[3:0]				
21A			0F		CE_SG208[3:0]			CE_SG192[3:0]				
21B			10		CE_SG240[3:0]			CE_SG224[3:0]				
21C			11		-	-	-	-	CE_SG255[3:0]			
21D			12		-	-	CE_HUE_TBL00[5:0]					
21E			13		-	-	CE_HUE_TBL01[5:0]					
21F			14		-	-	CE_HUE_TBL02[5:0]					
220			15		-	-	CE_HUE_TBL03[5:0]					
221			16		-	-	CE_HUE_TBL04[5:0]					
222			17		-	-	CE_HUE_TBL05[5:0]					
223			18		-	-	CE_HUE_TBL06[5:0]					
224			19		-	-	CE_HUE_TBL07[5:0]					
225			1A		-	-	CE_HUE_TBL08[5:0]					
226			1B		-	-	CE_HUE_TBL09[5:0]					
227	1C	-	-	CE_HUE_TBL10[5:0]								
228	1D	-	-	CE_HUE_TBL11[5:0]								
229	1E	-	-	CE_HUE_TBL12[5:0]								
22A	1F	-	-	CE_HUE_TBL13[5:0]								
22B	20	-	-	CE_HUE_TBL14[5:0]								
22C	21	-	-	CE_HUE_TBL15[5:0]								
22D	22	-	-	CE_HUE_TBL16[5:0]								
22E	23	-	-	CE_HUE_TBL17[5:0]								
22F	24	-	-	CE_HUE_TBL18[5:0]								
230	25	-	-	CE_HUE_TBL19[5:0]								
231	26	-	-	CE_HUE_TBL20[5:0]								



232			27	-	-	CE_HUE_TBL21[5:0]						
233			28	-	-	CE_HUE_TBL22[5:0]						
234			29	-	-	CE_HUE_TBL23[5:0]						
235			2A	CE_EDG_FAC2[3:0]			CE_EDG_FAC1[3:0]					
236			02	NVALID	-	-	CE_EDG_SP_PROT	CE_SAT_SP_PROT	CE_COL_EN	CE_HUE_EN	CE_VV_EN	
237			03	-	CE_THREF[2:0]			-	CE_THSAT[2:0]			
238			04	-	CE_THGREY[2:0]			-	CE_THCOLOR[2:0]			
239			05	CE_SAT_OFFS[7:0]								
23A			06	CE_REF_OFFS[7:0]								
23B			07	-	-	-	-	-	CE_THCOLOR2[2:0]			
23C			08	CE_COL_OFFS[7:0]								
23D			09	CE_SG016[3:0]				CE_SG000[3:0]				
23E			0A	CE_SG048[3:0]				CE_SG032[3:0]				
23F			0B	CE_SG080[3:0]				CE_SG064[3:0]				
240			0C	CE_SG112[3:0]				CE_SG096[3:0]				
241			0D	CE_SG144[3:0]				CE_SG128[3:0]				
242			0E	CE_SG176[3:0]				CE_SG160[3:0]				
243			0F	CE_SG208[3:0]				CE_SG192[3:0]				
244			10	CE_SG240[3:0]				CE_SG224[3:0]				
245			11	-	-	-	-	CE_SG255[3:0]				
246			12	-	-	CE_HUE_TBL00[5:0]						
247			13	-	-	CE_HUE_TBL01[5:0]						
248			14	-	-	CE_HUE_TBL02[5:0]						
249			15	-	-	CE_HUE_TBL03[5:0]						
24A			16	-	-	CE_HUE_TBL04[5:0]						
24B			17	-	-	CE_HUE_TBL05[5:0]						
24C			18	-	-	CE_HUE_TBL06[5:0]						
24D			19	-	-	CE_HUE_TBL07[5:0]						
24E			1A	-	-	CE_HUE_TBL08[5:0]						
24F			1B	-	-	CE_HUE_TBL09[5:0]						
250			1C	-	-	CE_HUE_TBL10[5:0]						
251			1D	-	-	CE_HUE_TBL11[5:0]						
252			1E	-	-	CE_HUE_TBL12[5:0]						
253			1F	-	-	CE_HUE_TBL13[5:0]						
254			20	-	-	CE_HUE_TBL14[5:0]						
255			21	-	-	CE_HUE_TBL15[5:0]						
256			22	-	-	CE_HUE_TBL16[5:0]						
257			23	-	-	CE_HUE_TBL17[5:0]						
258			24	-	-	CE_HUE_TBL18[5:0]						
259			25	-	-	CE_HUE_TBL19[5:0]						



25A			26	-	-	CE_HUE_TBL20[5:0]					
25B			27	-	-	CE_HUE_TBL21[5:0]					
25C			28	-	-	CE_HUE_TBL22[5:0]					
25D			29	-	-	CE_HUE_TBL23[5:0]					
25E			2A	CE_EDG_FAC2[3:0]			CE_EDG_FAC1[3:0]				
25F			02	NVALID	-	-	CE_EDG_SP_PROT	CE_SAT_SP_PROT	CE_COL_EN	CE_HUE_EN	CE_VV_EN
260			03	-	CE_THREF[2:0]		-	CE_THSAT[2:0]			
261			04	-	CE_THGREY[2:0]		-	CE_THCOLOR[2:0]			
262			05	CE_SAT_OFFS[7:0]							
263			06	CE_REF_OFFS[7:0]							
264			07	-	-	-	-	-	CE_THCOLOR2[2:0]		
265			08	CE_COL_OFFS[7:0]							
266			09	CE_SG016[3:0]				CE_SG000[3:0]			
267			0A	CE_SG048[3:0]				CE_SG032[3:0]			
268			0B	CE_SG080[3:0]				CE_SG064[3:0]			
269			0C	CE_SG112[3:0]				CE_SG096[3:0]			
26A			0D	CE_SG144[3:0]				CE_SG128[3:0]			
26B			0E	CE_SG176[3:0]				CE_SG160[3:0]			
26C			0F	CE_SG208[3:0]				CE_SG192[3:0]			
26D			10	CE_SG240[3:0]				CE_SG224[3:0]			
26E			11	-	-	-	-	CE_SG255[3:0]			
26F			12	-	-	CE_HUE_TBL00[5:0]					
270			13	-	-	CE_HUE_TBL01[5:0]					
271			14	-	-	CE_HUE_TBL02[5:0]					
272			15	-	-	CE_HUE_TBL03[5:0]					
273			16	-	-	CE_HUE_TBL04[5:0]					
274			17	-	-	CE_HUE_TBL05[5:0]					
275			18	-	-	CE_HUE_TBL06[5:0]					
276			19	-	-	CE_HUE_TBL07[5:0]					
277			1A	-	-	CE_HUE_TBL08[5:0]					
278			1B	-	-	CE_HUE_TBL09[5:0]					
279			1C	-	-	CE_HUE_TBL10[5:0]					
27A			1D	-	-	CE_HUE_TBL11[5:0]					
27B			1E	-	-	CE_HUE_TBL12[5:0]					
27C			1F	-	-	CE_HUE_TBL13[5:0]					
27D			20	-	-	CE_HUE_TBL14[5:0]					
27E			21	-	-	CE_HUE_TBL15[5:0]					
27F			22	-	-	CE_HUE_TBL16[5:0]					
280			23	-	-	CE_HUE_TBL17[5:0]					
281			24	-	-	CE_HUE_TBL18[5:0]					



282			25	-	-	CE_HUE_TBL19[5:0]						
283			26	-	-	CE_HUE_TBL20[5:0]						
284			27	-	-	CE_HUE_TBL21[5:0]						
285			28	-	-	CE_HUE_TBL22[5:0]						
286			29	-	-	CE_HUE_TBL23[5:0]						
287			2A	CE_EDG_FAC2[3:0]				CE_EDG_FAC1[3:0]				
288	DGC_CTRL	P3	2B	NVALID	-	-	-	-	-	-	DGC_EN	
289			2C	-	-	-	-	-	-	DGC_SELECT[1:0]		
28A			2D	-	-	-	DTR_EN	DGC_CHKSUM_EN[2:0]			DGC_RE G_SYNC GT	
28B			2E	DGC_GT_BYTE0[7:0]								
28C			2F	DGC_GT_BYTE1[7:0]								
28D					30	NVALID	DGC_GAMMA1_GAIN[6:0]					
28E			31	DGC_GAMMA1_OFFSET[3:0]				DGC_GAMMA1_000[3:0]				
28F			32	DGC_GAMMA1_004[3:0]				DGC_GAMMA1_008[3:0]				
290			33	DGC_GAMMA1_012[3:0]				DGC_GAMMA1_016[3:0]				
291			34	DGC_GAMMA1_020[3:0]				DGC_GAMMA1_024[3:0]				
292			35	DGC_GAMMA1_028[3:0]				DGC_GAMMA1_032[3:0]				
293			36	DGC_GAMMA1_036[3:0]				DGC_GAMMA1_040[3:0]				
294			37	DGC_GAMMA1_044[3:0]				DGC_GAMMA1_048[3:0]				
295			38	DGC_GAMMA1_052[3:0]				DGC_GAMMA1_056[3:0]				
296			39	DGC_GAMMA1_060[3:0]				DGC_GAMMA1_064[3:0]				
297			3A	DGC_GAMMA1_068[3:0]				DGC_GAMMA1_072[3:0]				
298			3B	DGC_GAMMA1_076[3:0]				DGC_GAMMA1_080[3:0]				
299			3C	DGC_GAMMA1_084[3:0]				DGC_GAMMA1_088[3:0]				
29A	SET_DIGITAL_GAMMA1	P3	3D	DGC_GAMMA1_092[3:0]				DGC_GAMMA1_096[3:0]				
29B			3E	DGC_GAMMA1_100[3:0]				DGC_GAMMA1_104[3:0]				
29C			3F	DGC_GAMMA1_108[3:0]				DGC_GAMMA1_112[3:0]				
29D			40	DGC_GAMMA1_116[3:0]				DGC_GAMMA1_120[3:0]				
29E			41	DGC_GAMMA1_124[3:0]				DGC_GAMMA1_128[3:0]				
29F			42	DGC_GAMMA1_132[3:0]				DGC_GAMMA1_136[3:0]				
2A0			43	DGC_GAMMA1_140[3:0]				DGC_GAMMA1_144[3:0]				
2A1			44	DGC_GAMMA1_148[3:0]				DGC_GAMMA1_152[3:0]				
2A2			45	DGC_GAMMA1_156[3:0]				DGC_GAMMA1_160[3:0]				
2A3			46	DGC_GAMMA1_164[3:0]				DGC_GAMMA1_168[3:0]				
2A4	47	DGC_GAMMA1_172[3:0]				DGC_GAMMA1_176[3:0]						
2A5	48	DGC_GAMMA1_180[3:0]				DGC_GAMMA1_184[3:0]						
2A6	49	DGC_GAMMA1_188[3:0]				DGC_GAMMA1_192[3:0]						
2A7	4A	DGC_GAMMA1_196[3:0]				DGC_GAMMA1_200[3:0]						
2A8	4B	DGC_GAMMA1_204[3:0]				DGC_GAMMA1_208[3:0]						



2A9			4C		DGC_GAMMA1_212[3:0]	DGC_GAMMA1_216[3:0]
2AA			4D		DGC_GAMMA1_220[3:0]	DGC_GAMMA1_224[3:0]
2AB			4E		DGC_GAMMA1_228[3:0]	DGC_GAMMA1_232[3:0]
2AC			4F		DGC_GAMMA1_236[3:0]	DGC_GAMMA1_240[3:0]
2AD			50		DGC_GAMMA1_244[3:0]	DGC_GAMMA1_248[3:0]
2AE			51		DGC_GAMMA1_252[3:0]	DGC_GAMMA1_253[3:0]
2AF			52		DGC_GAMMA1_254[3:0]	DGC_GAMMA1_255[3:0]
2B0			53			DGC_GAMMA1_OFFSE T_MAG[1:0]   DGC_GAMMA1_DEL TA_MAG[1:0]
2B1			54		<b>NVALID</b>	DGC_GAMMA2_GAIN[6:0]
2B2			55		DGC_GAMMA2_OFFSET[3:0]	DGC_GAMMA2_000[3:0]
2B3			56		DGC_GAMMA2_004[3:0]	DGC_GAMMA2_008[3:0]
2B4			57		DGC_GAMMA2_012[3:0]	DGC_GAMMA2_016[3:0]
2B5			58		DGC_GAMMA2_020[3:0]	DGC_GAMMA2_024[3:0]
2B6			59		DGC_GAMMA2_028[3:0]	DGC_GAMMA2_032[3:0]
2B7			5A		DGC_GAMMA2_036[3:0]	DGC_GAMMA2_040[3:0]
2B8			5B		DGC_GAMMA2_044[3:0]	DGC_GAMMA2_048[3:0]
2B9			5C		DGC_GAMMA2_052[3:0]	DGC_GAMMA2_056[3:0]
2BA			5D		DGC_GAMMA2_060[3:0]	DGC_GAMMA2_064[3:0]
2BB			5E		DGC_GAMMA2_068[3:0]	DGC_GAMMA2_072[3:0]
2BC			5F		DGC_GAMMA2_076[3:0]	DGC_GAMMA2_080[3:0]
2BD			60		DGC_GAMMA2_084[3:0]	DGC_GAMMA2_088[3:0]
2BE			61		DGC_GAMMA2_092[3:0]	DGC_GAMMA2_096[3:0]
2BF			62		DGC_GAMMA2_100[3:0]	DGC_GAMMA2_104[3:0]
2C0	SET_DIGITA L_GAMMA2	P3	63	1	DGC_GAMMA2_108[3:0]	DGC_GAMMA2_112[3:0]
2C1			64		DGC_GAMMA2_116[3:0]	DGC_GAMMA2_120[3:0]
2C2			65		DGC_GAMMA2_124[3:0]	DGC_GAMMA2_128[3:0]
2C3			66		DGC_GAMMA2_132[3:0]	DGC_GAMMA2_136[3:0]
2C4			67		DGC_GAMMA2_140[3:0]	DGC_GAMMA2_144[3:0]
2C5			68		DGC_GAMMA2_148[3:0]	DGC_GAMMA2_152[3:0]
2C6			69		DGC_GAMMA2_156[3:0]	DGC_GAMMA2_160[3:0]
2C7			6A		DGC_GAMMA2_164[3:0]	DGC_GAMMA2_168[3:0]
2C8			6B		DGC_GAMMA2_172[3:0]	DGC_GAMMA2_176[3:0]
2C9			6C		DGC_GAMMA2_180[3:0]	DGC_GAMMA2_184[3:0]
2CA			6D		DGC_GAMMA2_188[3:0]	DGC_GAMMA2_192[3:0]
2CB			6E		DGC_GAMMA2_196[3:0]	DGC_GAMMA2_200[3:0]
2CC			6F		DGC_GAMMA2_204[3:0]	DGC_GAMMA2_208[3:0]
2CD			70		DGC_GAMMA2_212[3:0]	DGC_GAMMA2_216[3:0]
2CE			71		DGC_GAMMA2_220[3:0]	DGC_GAMMA2_224[3:0]
2CF			72		DGC_GAMMA2_228[3:0]	DGC_GAMMA2_232[3:0]
2D0			73		DGC_GAMMA2_236[3:0]	DGC_GAMMA2_240[3:0]



2D1			74		DGC_GAMMA2_244[3:0]				DGC_GAMMA2_248[3:0]					
2D2			75		DGC_GAMMA2_252[3:0]				DGC_GAMMA2_253[3:0]					
2D3			76		DGC_GAMMA2_254[3:0]				DGC_GAMMA2_255[3:0]					
2D4			77						DGC_GAMMA2_OFFSE T_MAG[1:0]		DGC_GAMMA2_DE LTA_MAG[1:0]			
2D5	PWM_CTRL	P3	98	1	NVALID	-	LEDON_O E	LEDON_E N	LEDON_PO L	VCSW_V OL	LEDPWM_ POL	LED_VO L		
2D6			99		-	-	PWM_SY NC2VS		PWM_OFFSET[4:0]					
2D7			9A		SEL_CLK_DIV[7:0]									
2D8			9B		N_VAL[7:0]									
2D9			9C		PWM_FRAC[7:0]									
30E	POWER_ OPT	P4	00	1	NVALID	PDS[30:24]								
30F			01		PDS[23:16]									
310			02		PDS[15:8]									
311			03		PDS[7:0]									
313	SETRGBCY C2	P4	09	1	NVALID	SDPRDU M	SDDUM[1:0]		SDSW[1:0]		SDPORCH[1:0]			
314			0A		RGB_SPAIF[3:0]				RGB_SPAIB[3:0]					
315			0B		RGB_SNAIF[3:0]				RGB_SNAIB[3:0]					
316	SETSTBA2	P4	0C	1	NVALID	-	VTEST[5:0]							
317			0D		-	SDS[22:16]								
318			0E		SDS[15:8]									
319			0F		SDS[7:0]									
328	SET_OSCD	P4	1E	1	NVALID	-	OSCD_EN	OSCD_BI AS_EN	-	OSCD_ADJ[2:0]				
329			1F		OSCD_OF FSET_SS	-	OSCD_SS EN	OSCD_SS_F[2:0]		OSCD_S S_R				
333	SETMPI1	P4	29	1	NVALID	TX_LDO_SEL[2:0]		PHY_VDC0_ D3	RX_LDO_SEL[2:0]					
334	SETMPI2	P4	2A	1	NVALID	PHY_VDC 1_D6	RX_IBOO ST_EN	VREF_DSI EN	LP_CD_IB	HS_RX_P RE_IB	HS_RX_P ST_IB	HS_RX_ D2S_IB		
335			2B		DSI_OPT0[7:0]									
336			2C		DSI_OPT1[7:0]									
337	SETMPI3	P4	2D	1	NVALID	PHY_CTL 0_D6	HS_RX_VCM[1:0]		LP_RX_VT[1:0]		LP_CD_VT[1:0]			
338			2E		DSI_CTL0[7:0]									
339			2F		DSI_CTL1[7:0]									
33A			30		DSI_CTL2[7:0]									
33B			31		DSI_CTL3[7:0]									
33C			32		DSI_CTL4[7:0]									
33D			33		DSI_CTL5[7:0]									
33E			34		DSI_CTL6[7:0]									
33F			SETMPI4		P4	35	1	NVALID	DSI_CTL7[6:0]					
340	SETMPI5	P4	36	1	NVALID	DSI_CTL8[6:0]								
341			37		DSI_CTL9[7:0]									
394	REG_CHKSUM	P4	97	1	NVALID	-	SLPIN_RS T_EN	CHKSUM_ OFF	-	CHKSUM_SEL[2:0]				
395	SET_INH_C HKSUM	P4	98	1	NVALID	-	-	SLPIN_RE SET_EN	INH_CHKSU M_OFF	INH_CHKSUM_SEL[2:0]				




396	SET_GPO	P4	99	1	NVALID	GPO0_RE V	GPO0_OE	GPO0_SEL[4:0]					
397			9A		-	GPO1_RE V	GPO1_OE	GPO1_SEL[4:0]					
398			9B		-	GPO2_RE V	GPO2_OE	GPO2_SEL[4:0]					
399			9C		-	GPO3_RE V	GPO3_OE	GPO3_SEL[4:0]					
39A			9D		-	GPO4_RE V	GPO4_OE	GPO4_SEL[4:0]					
39B			9E		VCSW1_O E	GPO5_RE V	GPO5_OE	GPO5_SEL[4:0]					
39C			9F		VCSW2_O E	GPO6_RE V	GPO6_OE	GPO6_SEL[4:0]					
39D			A0		-	INTERNAL_SEL2[2:0]		-	INTERNAL_SEL1[2:0]				
3A1	RX0A_OTP	P4	A4	1	NVALID	-	DSI_F8F9 _EN	DISPON_ SEL	-	-	-	RX0A_E N	
3A2			A5		RX0A[7:0]								
3A3	DSI_SMRP	P4	A6	1	NVALID	-	-	-	-	-	-	DSI_SM RP_TYP E	
3A4			A7		DSI_SMRP[15:8]								
3A5			A8		DSI_SMRP[7:0]								

JADARD confidential



### 3.2. OTP Programming Flow



JADARD Confidential

**3.3. Programming Sequence**

Step	Operation
1	Power on and HWRST the module. Then do SLPOOUT.
2	Set 0xE1h = 0x93h, 0xE2h = 0x65h, 0xE3h = 0xF8h to access extension commands.
3	set RE5h = 0x00h.then DISOFF(delay 60ms)
4	Write optimized OTP value to related register.
5	Set page1 CMD(RE0h=0x01h) , then set Page1_R1Dh = 0x01h, Page1_R1Eh = 0x03h(VGH=8.4V) and CMD RECh, OTP_INT_VPP = 1 for using internal power mode. Or using the external power 8.4V to VPP.
6	Wait 120ms for VPP power stable.
7	Set Page0 CMD(RE0h=0x00h), then set Page0_0x84h = 0x5Ah,Page0_0x85h=0xA5h to enable UP KEY.
8	Set 0xEAh 0xEBh, UP_INDEX[10:0] that you want to programmed.
9	Set 0xECh, OTP_AUTO_PROG=1.
10	Delay 120ms for internal power to program OTP. Or delay 30ms for external power to program OTP.
11	One OTP block programming was completed. Return to step (7) for next OTP block programming. Or go next step if all OTP programming is finished.
12	Set Page0_0x84h = 0x00h,Page0_0x85h=0x00h to disable OTP KEY.
13	If you use external power, remove the external power 8.4V from VPP.

Note:


1. All OTP default value is 1.
2. OTP can be reloaded only NVALID bit is burned(value is 0).
3. Fifipower driver IC do auto OTP programming. User only set the start OTP\_INDEX of the Ref. CMD block then all block is programmed by driver IC. This function also can be used for MTP Ref. CMD block.

For example:

- a. To program VCOM\_SET 1<sup>st</sup> time, user set OTP\_INDEX=026h then from OTP\_INDEX=026h to OTP\_INDEX=027h(Ref. CMD block of 1<sup>st</sup> VCOM\_SET) is programmed by driver IC.
- b. To program VCOM\_SET 2<sup>nd</sup> time, user set OTP\_INDEX=026h then from OTP\_INDEX=028h to OTP\_INDEX=029h(Ref. CMD block of 2<sup>nd</sup> VCOM\_SET) is programmed by driver IC.




### 3.4. OTP Programming example of VCOM setting





3.6. OTP read example



JADARD Confidential