123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201 |
- /*
- u8g_dev_ssd1306_64x48.c
- Universal 8bit Graphics Library
-
- Copyright (c) 2011, olikraus@gmail.com
- All rights reserved.
- Redistribution and use in source and binary forms, with or without modification,
- are permitted provided that the following conditions are met:
- * Redistributions of source code must retain the above copyright notice, this list
- of conditions and the following disclaimer.
-
- * Redistributions in binary form must reproduce the above copyright notice, this
- list of conditions and the following disclaimer in the documentation and/or other
- materials provided with the distribution.
- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
- CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
- INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
- MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
- DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
- CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
- NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
- LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
- CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
- STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
- ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-
- */
- #include "u8g.h"
- #define WIDTH 64
- #define HEIGHT 48
- #define PAGE_HEIGHT 8
- /* init sequence buydisplay.com 0.66" 64x48 OLED */
- /* http://www.buydisplay.com/download/manual/ER-OLED0.66-1_Series_Datasheet.pdf */
- static const uint8_t u8g_dev_ssd1306_64x48_init_seq[] PROGMEM = {
- U8G_ESC_CS(0), /* disable chip */
- U8G_ESC_ADR(0), /* instruction mode */
- U8G_ESC_RST(1), /* do reset low pulse with (1*16)+2 milliseconds */
- U8G_ESC_CS(1), /* enable chip */
- 0x0ae, /* display off, sleep mode */
- 0x0d5, 0x080, /* clock divide ratio (0x00=1) and oscillator frequency (0x8) */
- 0x0a8, 0x02f, /* Multiplex Ration, Jul 12, 2015: From 0.66" OLED datasheet */
- 0x0d3, 0x000, /* */
- 0x040, /* start line */
-
- 0x08d, 0x014, /* charge pump setting (p62): 0x014 enable, 0x010 disable */
- //0x020, 0x002, /* com pin HW config, sequential com pin config (bit 4), disable left/right remap (bit 5), Feb 23, 2013: 64x48 OLED: 0x002, 64x48 OLED 0x012 */
- 0x0a1, /* segment remap a0/a1*/
- 0x0c8, /* c0: scan dir normal, c8: reverse */
- 0x0da, 0x012, /* com pin HW config, sequential com pin config (bit 4), disable left/right remap (bit 5), Jul 12, 2015: From 0.66" OLED datasheet */
- 0x081, 0x0cf, /* set contrast control */
- 0x0d9, 0x022, /* pre-charge period 0x022/f1, from 0.66" OLED datasheet */
- 0x0db, 0x000, /* vcomh deselect level, from 0.66" OLED datasheet */
-
- 0x02e, /* 2012-05-27: Deactivate scroll */
- 0x0a4, /* output ram to display */
- 0x0a6, /* none inverted normal display mode */
- 0x0af, /* display on */
- U8G_ESC_CS(0), /* disable chip */
- U8G_ESC_END /* end of sequence */
- };
- static const uint8_t u8g_dev_ssd1306_64x48_data_start[] PROGMEM = {
- U8G_ESC_ADR(0), /* instruction mode */
- U8G_ESC_CS(1), /* enable chip */
- 0x010+2, /* set upper 4 bit of the col adr. to 0, 0.66" OLED starts with offset 32 */
- 0x000, /* set lower 4 bit of the col adr. to 4 */
- U8G_ESC_END /* end of sequence */
- };
- static const uint8_t u8g_dev_ssd13xx_sleep_on[] PROGMEM = {
- U8G_ESC_ADR(0), /* instruction mode */
- U8G_ESC_CS(1), /* enable chip */
- 0x0ae, /* display off */
- U8G_ESC_CS(0), /* disable chip, bugfix 12 nov 2014 */
- U8G_ESC_END /* end of sequence */
- };
- static const uint8_t u8g_dev_ssd13xx_sleep_off[] PROGMEM = {
- U8G_ESC_ADR(0), /* instruction mode */
- U8G_ESC_CS(1), /* enable chip */
- 0x0af, /* display on */
- U8G_ESC_DLY(50), /* delay 50 ms */
- U8G_ESC_CS(0), /* disable chip, bugfix 12 nov 2014 */
- U8G_ESC_END /* end of sequence */
- };
- uint8_t u8g_dev_ssd1306_64x48_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
- {
- switch(msg)
- {
- case U8G_DEV_MSG_INIT:
- u8g_InitCom(u8g, dev, U8G_SPI_CLK_CYCLE_300NS);
- u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1306_64x48_init_seq);
- break;
- case U8G_DEV_MSG_STOP:
- break;
- case U8G_DEV_MSG_PAGE_NEXT:
- {
- u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
- u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1306_64x48_data_start);
- u8g_WriteByte(u8g, dev, 0x0b0 | pb->p.page); /* select current page (SSD1306) */
- u8g_SetAddress(u8g, dev, 1); /* data mode */
- if ( u8g_pb_WriteBuffer(pb, u8g, dev) == 0 )
- return 0;
- u8g_SetChipSelect(u8g, dev, 0);
- }
- break;
- case U8G_DEV_MSG_CONTRAST:
- u8g_SetChipSelect(u8g, dev, 1);
- u8g_SetAddress(u8g, dev, 0); /* instruction mode */
- u8g_WriteByte(u8g, dev, 0x081);
- u8g_WriteByte(u8g, dev, (*(uint8_t *)arg) ); /* 11 Jul 2015: fixed contrast calculation */
- u8g_SetChipSelect(u8g, dev, 0);
- return 1;
- case U8G_DEV_MSG_SLEEP_ON:
- u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_on);
- return 1;
- case U8G_DEV_MSG_SLEEP_OFF:
- u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_off);
- return 1;
- }
-
- return u8g_dev_pb8v1_base_fn(u8g, dev, msg, arg);
- }
- uint8_t u8g_dev_ssd1306_64x48_2x_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
- {
- switch(msg)
- {
- case U8G_DEV_MSG_INIT:
- u8g_InitCom(u8g, dev, U8G_SPI_CLK_CYCLE_300NS);
- u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1306_64x48_init_seq);
- break;
- case U8G_DEV_MSG_STOP:
- break;
- case U8G_DEV_MSG_PAGE_NEXT:
- {
- u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
-
- u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1306_64x48_data_start);
- u8g_WriteByte(u8g, dev, 0x0b0 | (pb->p.page*2)); /* select current page (SSD1306) */
- u8g_SetAddress(u8g, dev, 1); /* data mode */
- u8g_WriteSequence(u8g, dev, pb->width, pb->buf);
- u8g_SetChipSelect(u8g, dev, 0);
-
- u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1306_64x48_data_start);
- u8g_WriteByte(u8g, dev, 0x0b0 | (pb->p.page*2+1)); /* select current page (SSD1306) */
- u8g_SetAddress(u8g, dev, 1); /* data mode */
- u8g_WriteSequence(u8g, dev, pb->width, (uint8_t *)(pb->buf)+pb->width);
- u8g_SetChipSelect(u8g, dev, 0);
- }
- break;
- case U8G_DEV_MSG_CONTRAST:
- u8g_SetChipSelect(u8g, dev, 1);
- u8g_SetAddress(u8g, dev, 0); /* instruction mode */
- u8g_WriteByte(u8g, dev, 0x081);
- u8g_WriteByte(u8g, dev, (*(uint8_t *)arg) ); /* 11 Jul 2015: fixed contrast calculation */
- u8g_SetChipSelect(u8g, dev, 0);
- return 1;
- case U8G_DEV_MSG_SLEEP_ON:
- u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_on);
- return 1;
- case U8G_DEV_MSG_SLEEP_OFF:
- u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_off);
- return 1;
- }
- return u8g_dev_pb16v1_base_fn(u8g, dev, msg, arg);
- }
- U8G_PB_DEV(u8g_dev_ssd1306_64x48_sw_spi, WIDTH, HEIGHT, PAGE_HEIGHT, u8g_dev_ssd1306_64x48_fn, U8G_COM_SW_SPI);
- U8G_PB_DEV(u8g_dev_ssd1306_64x48_hw_spi, WIDTH, HEIGHT, PAGE_HEIGHT, u8g_dev_ssd1306_64x48_fn, U8G_COM_HW_SPI);
- U8G_PB_DEV(u8g_dev_ssd1306_64x48_i2c, WIDTH, HEIGHT, PAGE_HEIGHT, u8g_dev_ssd1306_64x48_fn, U8G_COM_SSD_I2C);
- uint8_t u8g_dev_ssd1306_64x48_2x_buf[WIDTH*2] U8G_NOCOMMON ;
- u8g_pb_t u8g_dev_ssd1306_64x48_2x_pb = { {16, HEIGHT, 0, 0, 0}, WIDTH, u8g_dev_ssd1306_64x48_2x_buf};
- u8g_dev_t u8g_dev_ssd1306_64x48_2x_sw_spi = { u8g_dev_ssd1306_64x48_2x_fn, &u8g_dev_ssd1306_64x48_2x_pb, U8G_COM_SW_SPI };
- u8g_dev_t u8g_dev_ssd1306_64x48_2x_hw_spi = { u8g_dev_ssd1306_64x48_2x_fn, &u8g_dev_ssd1306_64x48_2x_pb, U8G_COM_HW_SPI };
- u8g_dev_t u8g_dev_ssd1306_64x48_2x_i2c = { u8g_dev_ssd1306_64x48_2x_fn, &u8g_dev_ssd1306_64x48_2x_pb, U8G_COM_SSD_I2C };
|